Senior HSIO Digital Design Engineer

Socket.dev

San Jose (CA)

On-site

USD 138,000 - 206,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Paid time off
Fertility care stipend
Medical travel support
Virtual vet care for pets
Onsite café and gym

Job summary

Samsung Semiconductor in the United States (San Jose) is seeking a senior Electrical Engineer to lead high‑speed I/O PHY IP development. The role requires deep experience with high‑speed serial interconnect protocols and HSIO PHY architectures, and strong understanding of analog/mixed‑signal effects on digital flows.

You’ll collaborate across teams to implement design trade‑offs, optimize verification, and contribute to a robust SI/PI methodology within a diverse benefits program.

Qualifications

  • BS in Electrical Engineering with 5+ years of experience or MS with 3+ years or PhD in Electrical Engineering.
  • Hands-on experience in High-Speed I/O PHY IP development.
  • Strong understanding of high-speed serial interconnect protocols and design trade-offs.
  • Solid understanding of how analog and mixed-signal design/verification impacts digital-on-top flows.
  • Knowledge of SI and PI modeling for High-Speed I/O designs.
  • Understanding of SoC protocols including AXI, CHI, CXS.B, CXL, PCIe, UA-Link.
  • Familiarity with HSIO PHY layers protocols and architectures.

Responsibilities

  • Lead HSIO PHY IP development and related design activities.
  • Collaborate with cross-functional teams on protocol implementations and trade-offs.
  • Assess analog/mixed-signal effects on digital interfaces and verify flows.
  • Develop and optimize SI/PI models for High-Speed I/O designs.
  • Contribute to standardization and verification planning for SoC interfaces.

Skills

High‑Speed I/O
PHY IP development
high‑speed interconnect protocols
analog/mixed‑signal impacts
SI/PI modeling
SoC protocols AXI/CHI/CXS.B/CXL/PCIE/U

Education

BS in Electrical Engineering
MS in Electrical Engineering
PhD in Electrical Engineering

Job description

What You’ll Do

  • BS in Electrical Engineering with 5+ Years of experience, MS in Electrical Engineering with 3+ years of experience or PhD in Electrical Engineering
  • Hands-on experience in High-Speed I/O PHY IP development, with expertise in one or more of the following areas:
  • Strong understanding of high-speed serial interconnect protocols and associated design trade-offs
  • Solid understanding of how analog and mixed-signal design and verification impact digital-on-top development flows
  • Knowledge of Signal Integrity (SI) and Power Integrity (PI) modeling for High-Speed I/O designs
  • Understanding of SoC protocols including AXI/CHI/CXS.B/CXL/PCIE/UA-Link
  • Familiarity with HSIO PHY layers protocols and architectures

What We Offer

The pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.

Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.

Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.

Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.

Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$138,000 — $206,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior HSIO Digital Design Engineer
Senior HSIO Digital Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
PTO & holidays
Health and wellness programs
Competitive benefits
Senior HSIO Digital Design Engineer
Senior HSIO Digital Design Engineer

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Senior HSIO Digital Design Engineer
Senior HSIO Digital Design Engineer

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Paid time off
Fertility/adoption stipend
Medical/Dental/Vision/401k
+1
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
PTO 4+ weeks
Medical/Dental/Vision/401k
Flexible work policy
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsung Semiconductor • United States

On-site
USD 152,000 - 253,000
Medical/Dental/Vision
401k
Flexible benefits
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsungsemiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Generous paid time off
Flexible work environment
Health and wellness benefits
+1
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Socket.dev • San Jose (CA)

On-site
USD 189,000 - 301,000
4+ weeks paid time off
Medical/Dental/Vision benefits
401k plan
+1
Senior RTL Engineer, IO Die and Interconnect IP
Senior RTL Engineer, IO Die and Interconnect IP

Socket.dev • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid vacation
Medical/Dental/Vision/401k
Charitable giving match
+4
Senior RTL Engineer, IO Die and Interconnect IP
Senior RTL Engineer, IO Die and Interconnect IP

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Onsite café and gym
Flexible work environment
+2
Principal Engineer, Serdes Analog Design
Principal Engineer, Serdes Analog Design

Samsung Semiconductor • San Jose (CA)

On-site
USD 189,000 - 301,000
4+ weeks paid time off
Medical/Dental/Vision/401k
Flexible work environment
+1