Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsungsemiconductor

San Jose (CA)

On-site

USD 163,000 - 253,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Generous paid time off
Flexible work environment
Health and wellness benefits
Charitable giving match

Job summary

Samsung Semiconductor is looking for an experienced Analog Circuit Design Engineer at our San Jose headquarters. The role requires hands-on design of high-speed mixed-signal components while collaborating closely with teams to verify and ensure top performance.

The ideal candidate will have substantial experience in circuit design and a strong educational background in Electrical Engineering or Computer Science. Enjoy competitive pay and a supportive work environment with numerous benefits.

Qualifications

  • 10+ years experience for BS, 8+ years for MS, 5+ years for PhD.
  • Expertise in high-speed digital design and architecture.
  • Strong knowledge of CMOS technology nodes and mixed-signal design.

Responsibilities

  • Design and simulate analog circuits for mixed-signal applications.
  • Guide layout planning and optimization for performance.
  • Collaborate with verification teams to ensure design accuracy.

Skills

Analog circuit design
High-speed serial interfaces
Scripting with Tcl/Perl
Communication skills
Problem-solving

Education

PhD in Electrical Engineering or Computer Science
MS in Electrical Engineering or Computer Science
BS in Electrical Engineering or Computer Science

Tools

Cadence
MATLAB

Job description

Location

Daily onsite presence at our San Jose headquarters in alignment with our Flexible Work policy

#LI-SF1

What You’ll Do
  • Hands on in analog circuit design, which includes circuit design, running simulations to confirm functionality and performance, and work with verification team to verify design. The mixed‑signal designs will include but are not limited to the following: high‑speed data converters, PLL, and SERDES.
  • Guide layout floor‑planning block and top level to optimize the overall performance; supervise the layout activities and give concise guidelines to layout engineers, need to be hands on in drawing layout if necessary.
  • Ownership of circuit and system specifications.
  • Simulate designs with state‑of‑the‑art CAD tools.
  • Document designs and simulation results.
What You Bring
  • BS 10+ years experience, MS 8+ years of experience, PhD 5+ years experience in Electrical Engineering, Computer Science preferred.
  • 5+ years of experience working with system on chip architecture, high‑speed serial interfaces, and analog mixed‑signal circuit design using advanced CMOS technology nodes.
  • Prior experience in design of any one of the standard high speed interfaces like DDR, LPDDR, GDDR, HBM I/O interface.
  • Needs to be an expert in providing and understanding layout requirements of high speed circuits.
  • Knowledge of all facets of high speed I/O design but specifically should include DLL / PLL / FFE / CTLE / DFE, output drivers, ODT, Duty cycle correction (DCC), Training/calibration to improve timing, high speed power design and low power design.
  • Experience working closely with device/process team to define transistor specs.
  • The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment.
  • Ability to troubleshoot and analyze complex problems.
  • Excellent communication (written and verbal) and interpersonal skills.
  • Experience in high frequency clock distribution design, implementation, and analysis.
  • Deep understanding of PPA (performance, power, and area) trade‑offs.
  • Ability to handle EDA tools well, such as Cadence, MATLAB (Simulink), and EM tools.
  • Experience on silicon bring‑up and automatic measurement using script.
  • Strong scripting and automation skills using Tcl/Perl. Knowledge of Python is a plus.
  • Self‑motivated problem‑solver with an ability to work well in a team.
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.
What We Offer

The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job‑related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.

Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.

Prioritize Emotional Wellness With on‑demand apps and free confidential therapy sessions, you’ll have support no matter where you are.

Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.

Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$163,000 — $253,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long‑term conditions, neurodivergent individuals, or those requiring pregnancy‑related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

Applicant Privacy Policy

https://semiconductor.samsung.com/about-us/careers/us/privacy/

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer
Senior Physical Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Onsite Café and gym
Flexible work environment
Comprehensive benefits
Senior Physical Design Engineer
Senior Physical Design Engineer

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Competitive benefits
Fertility/adoption support
+1
Senior RTL Engineer, IO Die and Interconnect IP
Senior RTL Engineer, IO Die and Interconnect IP

Socket.dev • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid vacation
Medical/Dental/Vision/401k
Charitable giving match
+4
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid time off
Medical/Dental/Vision benefits
Flexible work policy
+1
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Socket.dev • San Jose (CA)

On-site
USD 189,000 - 301,000
4+ weeks paid time off
Medical/Dental/Vision benefits
401k plan
+1
Senior HSIO Digital Design Engineer
Senior HSIO Digital Design Engineer

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Diversity & Benefits
Flexible work policy
Senior Staff Engineer, HPC & EDA Design Infrastructure
Senior Staff Engineer, HPC & EDA Design Infrastructure

Samsung Semiconductor • San Jose (CA)

On-site
USD 189,000 - 301,000
Paid time off 4+ weeks
Onsite cafe & gym
Flexible work environment
Staff Engineer, Packaging Mechanical Simulation
Staff Engineer, Packaging Mechanical Simulation

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 163,000 - 253,000
Staff Engineer, Serdes Analog Design
Staff Engineer, Serdes Analog Design

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 157,000 - 243,000
Medical/Dental/Vision/401k
4+ weeks PTO annually
Fertility care stipend
+2