Senior HSIO Digital Design Engineer

Conductor

San Jose (CA)

On-site

USD 138,000 - 206,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Samsung Semiconductor in San Jose is seeking an experienced engineer to advance next-gen HSIO design for AI platforms. The role requires hands-on HSIO PHY IP development, strong SI/PI modeling, and deep understanding of SOC protocols and digital-analog interactions.

Onsite at San Jose headquarters, with a competitive pay range. Ideal candidates have BS/MS/PhD in EE and 5+ years of relevant experience, exposure to high-speed interfaces, and the ability to collaborate across system and analog

Qualifications

  • BS in Electrical Engineering with 5+ years of experience; MS with 3+ years; or PhD in Electrical Engineering.
  • Hands-on experience in High-Speed I/O PHY IP development.
  • Strong understanding of high-speed serial interconnect protocols and design trade-offs.
  • Solid understanding of analog and mixed-signal design and verification impact on digital-on-top development flows.
  • Knowledge of Signal Integrity (SI) and Power Integrity (PI) modeling for High-Speed I/O designs.

Skills

High-Speed I/O PHY IP development
Digital design flow understanding
SoC protocols AXI/CHI/CXS.B/CXL/PCIE/U

Education

BS in Electrical Engineering
MS in Electrical Engineering
PhD in Electrical Engineering

Job description

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

Samsung's San Jose Location Group in US was established in October 2012 to develop industry leading location technology IP for mobile and wearable applications. The group develops premium tier products and drives the technology for next generation products. The team is responsible for all aspects of building products from concept (algorithm design) to productization – i.e., architecture definition, silicon design, algorithm and software development, platform integration, performance optimization, test and commercialization. The Location Group is an integral part of the broader SoC organization responsible for Exynos line of SoC products that cover all IPs including Application Processor, Communication Processor, Connectivity, GPU, NPU etc. and hence enables us to develop highly integrated products and optimize our solution to be the best in class.

This team is focused on next-generation HSIO (High-Speed I/O) design for Samsung’s AI production platforms. Ideal candidates will have 3+ years of industry experience specializing in digital design for die-to-die(chiplet) interfaces or similar high-speed I/O technologies.

Candidates are expected to have a strong understanding of the end-to-end digital design flow and the ability to collaborate effectively with system and analog teams.

Location: Working onsite at our San Jose headquarters

What You’ll Do
  • BS in Electrical Engineering with 5+ Years of experience, MS in Electrical Engineering with 3+ years of experience or PhD in Electrical Engineering
  • Hands-on experience in High-Speed I/O PHY IP development, with expertise in one or more of the following areas:
  • Strong understanding of high-speed serial interconnect protocols and associated design trade-offs
  • Solid understanding of how analog and mixed-signal design and verification impact digital-on-top development flows
  • Knowledge of Signal Integrity (SI) and Power Integrity (PI) modeling for High-Speed I/O designs
What You Bring
  • Understanding of SoC protocols including AXI/CHI/CXS.B/CXL/PCIE/UA-Link
  • Familiarity with HSIO PHY layers protocols and architectures
What We Offer

The pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back

With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.

Enjoy Time Away

You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family

Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.

Prioritize Emotional Wellness

With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.

Stay Fit

Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.

Embrace Flexibility

Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$138,000 - $206,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision‑maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior HSIO Digital Design Engineer
Senior HSIO Digital Design Engineer

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Paid time off
Fertility/adoption stipend
Medical/Dental/Vision/401k
+1
Senior HSIO Digital Design Engineer
Senior HSIO Digital Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
PTO & holidays
Health and wellness programs
Competitive benefits
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsungsemiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Generous paid time off
Flexible work environment
Health and wellness benefits
+1
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsung Semiconductor • United States

On-site
USD 152,000 - 253,000
Medical/Dental/Vision
401k
Flexible benefits
Senior RTL Engineer, IO Die and Interconnect IP
Senior RTL Engineer, IO Die and Interconnect IP

Socket.dev • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid vacation
Medical/Dental/Vision/401k
Charitable giving match
+4
Senior RTL Engineer, IO Die and Interconnect IP
Senior RTL Engineer, IO Die and Interconnect IP

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 138,000 - 206,000
Medical/Dental/Vision/401k
4+ weeks of paid time off
Flexible work policy
+1
Senior Physical Design Engineer
Senior Physical Design Engineer

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
PTO 4+ weeks
Health insurance
401k match
+1
Principal Engineer, SOC Integration
Principal Engineer, SOC Integration

Samsung Semiconductor • United States

On-site
USD 219,000 - 351,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Onsite Café and gym
Flexible work environment
Comprehensive benefits
Principal Engineer, SOC Integration
Principal Engineer, SOC Integration

Samsungsemiconductor • San Jose (CA)

On-site
USD 219,000 - 351,000
Paid time off 4+ weeks
Fertility/adoption stipend
Onsite cafe and gym
+2