Senior High-Speed I/O Architect: PCIe, CXL & UA Link

Arm

Seattle (WA)

On-site

USD 263,000 - 355,000

Full time

5 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Arm is seeking a High-Speed I/O Architect to define and design on-chip interconnect architectures for scalable SoC platforms. You will work across mobile, automotive, datacenter, networking, and IoT markets to deliver production-quality silicon with top-tier performance and efficiency.

You will lead architecture engagements with customers, collaborate with SoC teams, and guide IP roadmaps for high-speed I/O. This role emphasizes strong technical leadership and cross-functional impact.

Qualifications

  • 10+ years of experience in semiconductor architecture, design, or related roles.
  • Strong expertise in PCIe, CXL, UA Link protocols and system-level coherency.
  • Bachelor's or Master's degree in Electrical or Computer Engineering.

Responsibilities

  • Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent architectures across a range of silicon products.
  • Define IP and subsystem roadmaps for high-speed I/O and interconnect technologies in close partnership with SoC architecture and core technology teams.
  • Lead early architecture engagements with customers, shaping system requirements and delivering clear, implementation-ready specifications.
  • Collaborate with performance, power, and physical design teams to optimize PCIe/CXL/UA Link subsystem behavior, bandwidth, latency, and overall system efficiency.
  • Develop SoC architecture integrating Arm IP and high-speed I/O subsystems to meet compute, memory, and interconnect performance targets.
  • Partner with software, firmware, and platform teams to optimize end-to-end solutions spanning hardware, drivers, and system software.
  • Support detailed use-case exploration, workload analysis, and performance modeling to guide architectural decisions.

Skills

Coherency architectures
PCIe/CXL/UA Link
Lead cross-functional teams
Architectural leadership
Communication with executives
Electrical/CE engineering
10+ years semiconductor experience

Education

Bachelor's or Master's in Electrical or Computer Engineering

Job description

Arm is seeking a High-Speed I/O Architect to define and design on-chip interconnect architectures for scalable SoC platforms. You will work across mobile, automotive, datacenter, networking, and IoT markets to deliver production-quality silicon with top-tier performance and efficiency.

You will lead architecture engagements with customers, collaborate with SoC teams, and guide IP roadmaps for high-speed I/O. This role emphasizes strong technical leadership and cross-functional impact.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior High-Speed I/O Architect — PCIe, CXL & UA Link
Senior High-Speed I/O Architect — PCIe, CXL & UA Link

Arm • Austin (TX)

Hybrid
USD 250,000 - 338,000
Senior High-Speed I/O Architect (PCIe, CXL, UA Link)
Senior High-Speed I/O Architect (PCIe, CXL, UA Link)

Arm • Raleigh (NC)

Hybrid
USD 250,000 - 338,000
Lead High-Speed I/O Architect: PCIe, CXL, UA Link
Lead High-Speed I/O Architect: PCIe, CXL, UA Link

Arm • San Jose (CA)

On-site
USD 262,700 - 355,400
Partner and Customer Focus
Team and Personal Development
Creativity and Innovation
Principal High-Speed I/O Architect (PCIe, CXL, UA Link)
Principal High-Speed I/O Architect (PCIe, CXL, UA Link)

Arm • San Jose (CA)

On-site
USD 262,700 - 355,400
Partner and Customer Focus
Team and Personal Development
Creativity and Innovation
Lead High-Speed IO Architect for PCIe/UCIe & Ethernet
Lead High-Speed IO Architect for PCIe/UCIe & Ethernet

TylSemi, Inc. • San Jose (CA)

On-site
USD 175,000 - 350,000
Senior HSIO Architect: PCIe/UCIe & SerDes Lead
Senior HSIO Architect: PCIe/UCIe & SerDes Lead

TylSemi • San Jose (CA)

On-site
USD 180,000 - 220,000
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems

TylSemi • San Jose (CA)

On-site
USD 180,000 - 220,000
Senior PCIe & CXL SoC Design Engineer | Hybrid Role
Senior PCIe & CXL SoC Design Engineer | Hybrid Role

Arm Limited • Austin (TX), Northern (KY)

Hybrid
USD 162,000 - 219,000
Senior Server IO Architect: PCIe/CXL & Datacenter IO
Senior Server IO Architect: PCIe/CXL & Datacenter IO

Qualcomm • Santa Clara (CA)

On-site
USD 284,900 - 427,300
Senior SoC Architect: Scalable, High-Performance Silicon
Senior SoC Architect: Scalable, High-Performance Silicon

Arm • Chandler (AZ)

Hybrid
USD 308,000 - 418,000