Senior FPGA RF DSP Engineer (Hybrid)

Muon Space

United States

Hybrid

USD 138,000 - 190,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Equity grant
Comprehensive benefits package
Hybrid work (on-site 3 days/week)

Job summary

Muon Space in Mountain View, CA is seeking a Senior FPGA Engineer with RF DSP expertise to join our High Performance Compute team. You will implement HDL for DSP on FPGAs and optimize these algorithms for real-time RF applications while collaborating with RF hardware engineers and software teams.

Hybrid role requiring on-site work three days per week; the position offers equity, comprehensive benefits, and a chance to impact Earth observation technologies from a Silicon Valley base.

Qualifications

  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years FPGA development for RF DSP and translating prototypes into FPGA implementations.
  • Expert HDL (Verilog/SystemVerilog/VHDL) and FPGA design flows.
  • Ability to obtain and maintain a security clearance.

Responsibilities

  • Implement and optimize DSP algorithms on FPGAs for real-time execution; support prototyping in Python and porting to ARM SoCs.
  • Design, simulate, and implement DSP algorithms for RF applications (Communications, ESM, Radar, etc.).
  • Collaborate with RF hardware engineers on instrument bring-up, calibration routines, and system integration; work with software teams.
  • Author technical documentation, design specifications, and test reports.

Skills

FPGA development
RF DSP techniques
HDL (Verilog/SystemVerilog/VHDL)
Python prototyping
C/C++ or Rust for embedded
Team collaboration
Security clearance

Education

BS/MS in Electrical/Computer Engineering or related field

Tools

Verilog
SystemVerilog
VHDL
Xilinx RFSoC/MPSoC
GDB/JTAG debugging
CI/CD pipelines for embedded firmware

Job description

Muon Space in Mountain View, CA is seeking a Senior FPGA Engineer with RF DSP expertise to join our High Performance Compute team. You will implement HDL for DSP on FPGAs and optimize these algorithms for real-time RF applications while collaborating with RF hardware engineers and software teams.

Hybrid role requiring on-site work three days per week; the position offers equity, comprehensive benefits, and a chance to impact Earth observation technologies from a Silicon Valley base.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Real-Time FPGA RF DSP Engineer (Hybrid, San Jose)
Real-Time FPGA RF DSP Engineer (Hybrid, San Jose)

Front Door Defense • San Jose (CA), Northern (KY)

Hybrid
USD 173,000 - 196,000
Equity compensation
Medical, dental, and vision insurance
401k retirement plan
+3
Real-Time FPGA RF DSP Architect
Real-Time FPGA RF DSP Architect

Muon Space, Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 173,000 - 196,000
Equity grant
Comprehensive benefits package
Hybrid work model
RF FPGA Engineer — Real-Time DSP for Wireless and Radar
RF FPGA Engineer — Real-Time DSP for Wireless and Radar

Muon Space • San Jose (CA)

Hybrid
USD 173,000 - 196,000
Equity compensation
3 weeks paid vacation
12 paid holidays
+2
Senior FPGA RF Signal Processing Engineer
Senior FPGA RF Signal Processing Engineer

Muon Space • Mountain View (CA)

Hybrid
USD 138,000 - 190,000
Senior FPGA RF Signal Processing Engineer
Senior FPGA RF Signal Processing Engineer

Muon Space • United States

On-site
USD 138,000 - 190,000
Equity grant
Comprehensive benefits package
Hybrid work (on-site 3 days/week)
FPGA RF Signal Processing Engineer
FPGA RF Signal Processing Engineer

Socket.dev • San Jose (CA)

On-site
USD 173,000 - 196,000
Equity grant
Comprehensive benefits package
Paid time off
FPGA RF Signal Processing Engineer Hardware
FPGA RF Signal Processing Engineer Hardware

Front Door Defense • San Jose (CA), Northern (KY)

Hybrid
USD 173,000 - 196,000
Equity compensation
Medical, dental, and vision insurance
401k retirement plan
+3
Senior FPGA Engineer: Space Networking & Security
Senior FPGA Engineer: Space Networking & Security

Muon Space • San Jose (CA)

Hybrid
USD 184,000 - 208,000
Equity compensation
Medical, dental, vision insurance
401k retirement plan
+4
Senior FPGA Engineer - RF/DSP Architect, 9/80 Schedule
Senior FPGA Engineer - RF/DSP Architect, 9/80 Schedule

L3Harris Technologies • San Diego (CA)

On-site
USD 127,000 - 237,000
Health and disability insurance
401(k) match
Flexible spending accounts
+4
Space-Grade FPGA Engineer: High-Throughput DSP & RF
Space-Grade FPGA Engineer: High-Throughput DSP & RF

Impulse Space • Redondo Beach (CA)

On-site
USD 125,000 - 170,000