Senior FPGA/DSP HW-SW Design Engineer

Leidos

Annapolis (MD)

On-site

USD 131,000 - 237,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Paid Time Off
11 paid Holidays
401K with match
Flexible schedules
Discounted Stock Purchase Plans
Technical Upskilling
Education and Training Support
Parental Paid Leave

Job summary

Leidos seeks a Senior Hardware/Software Design Engineer to join the INTEL Sector's Cyber & Analytics Business Area (CABA). You will design, develop, and test FPGA hardware and software processing components for RF communication and collection systems.

The role requires FPGA DSP implementation, Linux integration, and C/C++ development, with TS/SCI clearance minimum. Strong Vivado experience and familiarity with Epiq Solution PDK are valued.

Qualifications

  • Bachelor's degree plus 8 years of relevant experience or equivalent.
  • Active TS/SCI with Polygraph required.
  • Vivado experience desirable; Epiq Solution PDK experience preferred.

Responsibilities

  • Implement DSP and FPGA components for codebase integration.
  • Design, develop, construct, and test FPGA hardware and software processing units.
  • Lead technical design efforts and document procedures.

Skills

DSP algorithms
FPGA coding
Linux OS
C/C++ coding
DSP theory
Interfacing FPGA

Education

Bachelor's degree

Tools

Vivado
Epiq Solution PDK

Job description

Leidos seeks a Senior Hardware/Software Design Engineer to join the INTEL Sector's Cyber & Analytics Business Area (CABA). You will design, develop, and test FPGA hardware and software processing components for RF communication and collection systems.

The role requires FPGA DSP implementation, Linux integration, and C/C++ development, with TS/SCI clearance minimum. Strong Vivado experience and familiarity with Epiq Solution PDK are valued.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA DSP Engineer – Hardware/Software Design
Senior FPGA DSP Engineer – Hardware/Software Design

Leidos • United States

On-site
USD 131,000 - 237,000
Paid Time Off
11 paid Holidays
401K with match
+3
Senior FPGA/DSP Engineer: Hardware-Software Integration
Senior FPGA/DSP Engineer: Hardware-Software Integration

Leidos • Maryland

On-site
USD 131,000 - 238,000
Up to $25,000 cash sign-on bonus
401(k) with 6% company match
Flexible schedules
+1
Remote FPGA & High-Speed Hardware Design Engineer
Remote FPGA & High-Speed Hardware Design Engineer

Leidos • Arlington (VA)

On-site
USD 87,000 - 158,000
4 or more weeks Paid Time Off
11 paid Holidays
401K with a 6% company match and vest
+5
Senior Hardware/Software Design Engineer (HSDE-3)
Senior Hardware/Software Design Engineer (HSDE-3)

Via Logic LLC • Corridor North (MD)

On-site
USD 131,000 - 238,000
Cash sign-on bonus up to $25,000
Paid time off
401(k) with 6% company match
+2
Senior Hardware/Software Design Engineer
Senior Hardware/Software Design Engineer

Benz Technology • Fort Meade (MD)

On-site
USD 130,000 - 180,000
Senior Hardware/Software Design Engineer (HSDE-3)
Senior Hardware/Software Design Engineer (HSDE-3)

Leidos • Maryland

On-site
USD 131,000 - 238,000
Up to $25,000 cash sign-on bonus
401(k) with 6% company match
Flexible schedules
+1
Senior FPGA/DSP Systems Engineer (HW & SW)
Senior FPGA/DSP Systems Engineer (HW & SW)

BigBear.ai • Maryland

On-site
USD 140,000 - 190,000
Senior FPGA & DSP Hardware/Software Engineer
Senior FPGA & DSP Hardware/Software Engineer

Via Logic LLC • Corridor North (MD)

On-site
USD 131,000 - 238,000
Cash sign-on bonus up to $25,000
Paid time off
401(k) with 6% company match
+2
Senior FPGA DSP Engineer - HW/SW CoDesign TS/SCI
Senior FPGA DSP Engineer - HW/SW CoDesign TS/SCI

Que Technology Group • Maryland

On-site
USD 140,000 - 190,000
Company Medical/Dental/Vision plans –
Vacation / Personal days 25 days
Paid Federal Holidays – 11 days
+4
Senior FPGA DSP/HW Design Engineer (TS/SCI)
Senior FPGA DSP/HW Design Engineer (TS/SCI)

Aperio Global • Fort Meade (MD)

On-site
USD 130,000 - 230,000
Health insurance
401k match
Life insurance
+3