Senior EM/IR Engineer

Espace

Saratoga (CA)

On-site

USD 120,000 - 220,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health and wellness care options
Continuous learning and development
Paid time off
Optional legal services (US only)

Job summary

Espace is seeking an experienced EM/IR Analysis Engineer for a full-time position based in Saratoga, California. The role involves leading critical EM/IR drop analysis for complex SoC designs and collaborating with cross-functional teams to optimize power integrity strategies.

The ideal candidate will have over 8 years of experience, proficiency with tools like Cadence Voltus and Synopsys RedHawk, and a deep understanding of power delivery networks. The position offers a competitive salary, ranging from $120,000–$220,000 annually, with great benefits including health care and opportunities for continuous development.

Qualifications

  • Minimum 8+ years of experience in EM/IR analysis and power integrity for complex ASICs or SoCs.
  • Hands-on proficiency with industry-standard EM/IR tools.
  • Strong knowledge of electromigration physics and reliability analysis methodologies.

Responsibilities

  • Lead EM/IR drop analysis for complex SoC designs.
  • Define and implement power delivery network strategy.
  • Collaborate with physical design engineers to optimize power grid.

Skills

EM/IR analysis expertise
Power integrity knowledge
Scripting (Tcl, Python)
Familiarity with EM/IR tools
Experience with 7nm or sub-7nm designs
Thermal analysis exposure

Tools

Cadence Voltus
Synopsys RedHawk

Job description

Responsibilities
  • Lead EM/IR drop analysis for complex SoC designs at block and full-chip levels across all process corners
  • Define and implement power delivery network (PDN) strategy to meet EM/IR sign‑off requirements
  • Perform static and dynamic IR‑drop analysis and work with physical design teams to implement power grid improvements
  • Analyze electromigration violations and develop mitigation strategies for metal and via connections
  • Collaborate with physical design engineers to optimize power grid density, via stacking, and decap placement
  • Develop and maintain EM/IR analysis flows, scripts, and automation infrastructure
  • Work with foundry design rules and reliability specifications to ensure sign‑off compliance
  • Define power intent (UPF/CPF) requirements and validate implementation against power management intent
  • Provide power analysis results and recommendations to design leadership and cross‑functional teams
  • Document EM/IR methodology guidelines, best practices, and sign‑off reports
Qualifications
  • Minimum 8+ years of experience in EM/IR analysis and power integrity for complex ASICs or SoCs
  • Hands‑on proficiency with industry‑standard EM/IR tools such as Cadence Voltus, Synopsys RedHawk, or equivalent
  • Deep understanding of power delivery network design, power grid analysis, and IR‑drop mitigation techniques
  • Strong knowledge of electromigration physics, EM rules, and reliability analysis methodologies
  • Experience with both static and dynamic power analysis including vectorless and vector‑based approaches
  • Solid understanding of low‑power design techniques and their interaction with power integrity
  • Proficiency in scripting (Tcl, Python) for EM/IR flow development and result automation
  • Familiarity with advanced process node design rules and foundry reliability specifications
  • Excellent ability to communicate complex analysis results clearly to cross‑functional teams
  • Experience with 7nm or sub‑7nm EM/IR sign‑off requirements
  • Exposure to thermal analysis and electro‑thermal co‑simulation
  • Familiarity with package‑level power integrity and chip‑package co‑design
  • Experience with advanced power management architectures (DVFS, multiple voltage domains, retention)
  • Background in satellite communication, 5G, or high‑reliability IoT chip design

This is a full‑time, exempt position based out of our Saratoga office. The target base pay for this position is $120,000‑$220,000 annually.

Benefits
  • An opportunity to really make a difference
  • Sustainability at our core
  • Fair and honest workplace
  • Innovative thinking is encouraged
  • Competitive salaries
  • Continuous learning and development
  • Health and wellness care options
  • Financial solutions for the future
  • Optional legal services (US only)
  • Paid holidays
  • Paid time off
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior EM/IR Engineer
Senior EM/IR Engineer

E-Space • Saratoga (CA)

On-site
USD 120,000 - 220,000
Health and wellness care options
Paid holidays
Paid time off
Senior EM/IR Engineer: Power Integrity Lead for SoCs
Senior EM/IR Engineer: Power Integrity Lead for SoCs

Espace • Saratoga (CA)

On-site
USD 120,000 - 220,000
Health and wellness care options
Continuous learning and development
Paid time off
+1
Staff Physical Design Engineer (Top-Level EMIR Signoff)
Staff Physical Design Engineer (Top-Level EMIR Signoff)

7Rays Semiconductors • San Jose (CA)

On-site
USD 130,000 - 160,000
EDA Design Flow Development Engineer
EDA Design Flow Development Engineer

Intel • Folsom (CA)

Hybrid
USD 141,000 - 270,000
Competitive pay
Stock bonuses
Health benefits
+1
Tech Lead Physical Design Engineer, Power Integrity
Tech Lead Physical Design Engineer, Power Integrity

Astera Labs • San Jose (CA)

On-site
USD 160,000 - 200,000
Tech Lead Physical Design Engineer, Power Integrity
Tech Lead Physical Design Engineer, Power Integrity

Asteralabs • San Jose (CA)

On-site
USD 160,000 - 200,000
Discretionary bonus
Benefits package
SoC Power Architecture Engineer - Processor Subsystem
SoC Power Architecture Engineer - Processor Subsystem

E-Space • Saratoga (CA)

On-site
USD 150,000 - 220,000
Health and wellness care options
Paid holidays
Paid time off
+1
Tech Lead Physical Design Engineer, Power Integrity
Tech Lead Physical Design Engineer, Power Integrity

Astera Labs • Santa Clara (CA)

On-site
USD 160,000 - 200,000
EDA Design Flow Development Engineer
EDA Design Flow Development Engineer

Intel Corporation • Folsom (CA)

Hybrid
USD 142,000 - 269,000
Senior Digital Backend (Place & Route) Layout Engineer
Senior Digital Backend (Place & Route) Layout Engineer

E-Space • Saratoga (CA)

On-site
USD 140,000 - 200,000
Health and wellness care options
Paid time off
Competitive salaries