Senior EM/IR Engineer

E-Space

Saratoga (CA)

On-site

USD 120,000 - 220,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health and wellness care options
Paid holidays
Paid time off

Job summary

E-Space is seeking an experienced EM/IR Analysis Engineer in Saratoga, California. The role involves leading EM/IR drop analysis for complex SoC designs, defining power delivery network strategy, and collaborating with teams to ensure sign-off compliance. Candidates should have at least 8 years of experience in EM/IR analysis, familiarity with tools like Cadence Voltus and Synopsys RedHawk, and strong scripting skills in Tcl or Python. Competitive salaries and a focus on sustainability make E-Space an attractive workplace.

Qualifications

  • Minimum 8+ years of experience in EM/IR analysis for complex ASICs or SoCs.
  • Hands-on proficiency with industry-standard EM/IR tools.
  • Deep understanding of power delivery network design.
  • Strong knowledge of electromigration physics.

Responsibilities

  • Lead EM/IR drop analysis for complex SoC designs.
  • Define and implement power delivery network strategy.
  • Perform static and dynamic IR-drop analysis.
  • Analyze electromigration violations.

Skills

EM/IR analysis
Power integrity
Cadence Voltus
Synopsys RedHawk
Scripting (Tcl, Python)

Job description

What you will be doing
  • Lead EM/IR drop analysis for complex SoC designs at block and full-chip levels across all process corners
  • Define and implement power delivery network (PDN) strategy to meet EM/IR sign-off requirements
  • Perform static and dynamic IR‑drop analysis and work with physical design teams to implement power grid improvements
  • Analyze electromigration violations and develop mitigation strategies for metal and via connections
  • Collaborate with physical design engineers to optimize power grid density, via stacking, and decap placement
  • Develop and maintain EM/IR analysis flows, scripts, and automation infrastructure
  • Work with foundry design rules and reliability specifications to ensure sign‑off compliance
  • Define power intent (UPF/CPF) requirements and validate implementation against power management intent
  • Provide power analysis results and recommendations to design leadership and cross‑functional teams
  • Document EM/IR methodology guidelines, best practices, and sign‑off reports
What you bring to this role
  • Minimum 8+ years of experience in EM/IR analysis and power integrity for complex ASICs or SoCs
  • Hands‑on proficiency with industry‑standard EM/IR tools such as Cadence Voltus, Synopsys RedHawk, or equivalent
  • Deep understanding of power delivery network design, power grid analysis, and IR‑drop mitigation techniques
  • Strong knowledge of electromigration physics, EM rules, and reliability analysis methodologies
  • Experience with both static and dynamic power analysis including vectorless and vector‑based approaches
  • Solid understanding of low‑power design techniques and their interaction with power integrity
  • Proficiency in scripting (Tcl, Python) for EM/IR flow development and result automation
  • Familiarity with advanced process node design rules and foundry reliability specifications
  • Excellent ability to communicate complex analysis results clearly to cross‑functional teams
Bonus Points
  • Experience with 7nm or sub‑7nm EM/IR sign‑off requirements
  • Exposure to thermal analysis and electro‑thermal co‑simulation
  • Familiarity with package‑level power integrity and chip‑package co‑design
  • Experience with advanced power management architectures (DVFS, multiple voltage domains, retention)
  • Background in satellite communication, 5G, or high‑reliability IoT chip design

Salary range: $120,000 - $220,000 annually, determined by experience and qualifications.

Job type: Full time, exempt. Location: Saratoga office.

Note: E‑Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.

Why E‑Space is right for you
  • An opportunity to really make a difference
  • Sustainability at our core
  • Fair and honest workplace
  • Innovative thinking is encouraged
  • Competitive salaries
  • Continuous learning and development
  • Health and wellness care options
  • Financial solutions for the future
  • Optional legal services (US only)
  • Paid holidays
  • Paid time off
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior EM/IR Engineer — Power Integrity & Sign-off
Senior EM/IR Engineer — Power Integrity & Sign-off

E-Space • Saratoga (CA)

On-site
USD 120,000 - 220,000
Health and wellness care options
Paid holidays
Paid time off
Senior Physical Design Engineer
Senior Physical Design Engineer

Espace • Saratoga (CA)

On-site
USD 120,000 - 220,000
Competitive salaries
Health and wellness care options
Paid time off
Senior ASIC Design Engineer – Processor Subsystem
Senior ASIC Design Engineer – Processor Subsystem

E-Space • Saratoga (CA)

On-site
USD 150,000 - 220,000
Competitive salaries
Paid holidays
Paid time off
+4
Sr. EMIR Engineer, Annapurna Labs - Cloud Scale Machine Learning (AWS)
Sr. EMIR Engineer, Annapurna Labs - Cloud Scale Machine Learning (AWS)

Amazon • Cupertino (CA)

On-site
USD 183,000 - 248,000
Health insurance
RSUs
401(k) matching
+2
Staff Satellite Electrical Engineer – Mixed Signal Circuits
Staff Satellite Electrical Engineer – Mixed Signal Circuits

E-Space • Saratoga (CA)

On-site
USD 120,000 - 200,000
Competitive salaries
Health and wellness care options
Paid time off
+1
Soc Platform Engineer
Soc Platform Engineer

E-Space • Saratoga (CA)

On-site
USD 150,000 - 220,000
Health and wellness care options
Continuous learning and development
Paid holidays
+3
Power Electronics Engineer
Power Electronics Engineer

E-Space • Saratoga (CA)

On-site
USD 150,000 - 250,000
Competitive salaries
Health and wellness care options
Paid time off
+1
PCB Design Engineer – Altium / Schematic & Layout
PCB Design Engineer – Altium / Schematic & Layout

Espace • Saratoga (CA)

On-site
USD 130,000 - 200,000
Competitive salaries
Health and wellness care options
Paid holidays
+5
EDA Design Flow Development Engineer
EDA Design Flow Development Engineer

Intel • Folsom (CA)

Hybrid
USD 141,000 - 270,000
Competitive pay
Stock bonuses
Health benefits
+1
Sr. RF Front-End Engineer — Phased Array Antenna & RF Front-End Electronics
Sr. RF Front-End Engineer — Phased Array Antenna & RF Front-End Electronics

E-Space • Town of Saratoga (NY)

On-site
USD 160,000 - 195,000
Paid holidays
Paid time off
Health care options
+1