Senior DV Engineer

E-Space

Saratoga (CA)

On-site

USD 120,000 - 220,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

E-Space is seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony. You will write and run verification tests using Verilog, SystemVerilog and UVM in a high‑growth space environment.

Based in our Saratoga office, this full-time, exempt role offers a base pay range of $120,000–$220,000 annually, with compensation determined by experience and impact. A sponsorship note: we cannot sponsor visas for this location at this time.

Qualifications

  • 4+ years of design verification experience in the semiconductor industry.
  • Proficiency in Verilog and SystemVerilog with HDL verification methodologies.
  • Experience writing verification tests within an existing environment.

Responsibilities

  • Verify E-Space's custom ASICs for satellite and wireless telephony.
  • Develop and execute verification tests using Verilog/SystemVerilog/UVM.
  • Collaborate in a fast-paced, high-growth space environment.

Job description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service deliveryassociated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony. Knowing Verilog, SystemVerilog, and UVM is a must, VHDL is valuable. We prioritize AI assistance to accelerate work.

Requirements
  • HDL & Verification Methodology
    • Proficiency in Verilog and SystemVerilog
    • Working knowledge of UVM architecture and methodology
    • Ability to write verification tests within an existing environment
  • Programming & Scripting
    • Some experience scripting in Perl, Python, or bash
What you bring to this role:
  • 4+ years of design verification experience in the semiconductor industry

This is a full time, exempt position, based out of our Saratoga office. The target base pay for this position is $120,000 - $220,000 annually. The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience.

We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.

E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success. Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals. In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

  • An opportunity to really make a difference
  • Sustainability at our core
  • Fair and honest workplace
  • Innovative thinking is encouraged
  • Competitive salaries
  • Continuous learning and development
  • Health and wellness care options
  • Financial solutions for the future
  • Optional legal services (US only)
  • Paid holidays
  • Paid time off
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff DV Engineer
Staff DV Engineer

E-Space • Saratoga (CA)

On-site
USD 120,000 - 220,000
Paid holidays
Paid time off
Optional legal services (US only)
+1
Principal DV Engineer
Principal DV Engineer

E-Space • Saratoga (CA)

On-site
USD 120,000 - 220,000
Paid holidays
Paid time off
Health benefits
+2
Space-Grade ASIC Verification Engineer
Space-Grade ASIC Verification Engineer

E-Space • Saratoga (CA)

On-site
USD 140,000 - 200,000
Health benefits
Paid holidays
Paid time off
+2
ASIC Verification Engineer
ASIC Verification Engineer

E-Space • Saratoga (CA)

On-site
USD 140,000 - 200,000
Health benefits
Paid holidays
Paid time off
+2
FPGA / VLSI Engineer
FPGA / VLSI Engineer

E-Space • Saratoga (CA)

On-site
USD 120,000 - 220,000
Health benefits
Paid time off
Professional development
+1
FPGA Verification Engineer - Avionics
FPGA Verification Engineer - Avionics

E-Space • Saratoga (CA)

On-site
USD 150,000 - 250,000
Staff Satellite FPGA Engineer (Digital Logic)
Staff Satellite FPGA Engineer (Digital Logic)

E-Space • Saratoga (CA)

On-site
USD 100,000 - 200,000
SoC Platform Engineer
SoC Platform Engineer

E-Space • Saratoga (CA)

On-site
USD 150,000 - 220,000
Digital Design Engineer
Digital Design Engineer

E-Space • Saratoga (CA)

On-site
USD 130,000 - 225,000
Competitive salaries
Health and wellness benefits
Paid holidays and time off
Senior ASIC Design Engineer – Processor Subsystem
Senior ASIC Design Engineer – Processor Subsystem

E-Space • Saratoga (CA)

On-site
USD 150,000 - 220,000
Competitive salaries
Paid holidays
Paid time off
+4