Enable job alerts via email!

Senior Design Verification Engineer (remote position)

Correct Designs

Austin (TX)

Hybrid

USD 90,000 - 140,000

Full time

Yesterday
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a Senior Design Verification Engineer to join their dynamic team in Austin. This role offers the unique opportunity to work on cutting-edge projects in AI, machine learning, and advanced SOCs. With a focus on verification using SystemVerilog and UVM methodologies, you will be integral in ensuring the functionality of complex design blocks. The company values long-term relationships, offering generous hourly rates and benefits, including healthcare and retirement plans. Whether you prefer in-person collaboration or remote flexibility, this position promises a rewarding career path with exciting challenges and opportunities for growth.

Benefits

Health care benefits
Retirement plan benefits
Flexible work options
Long-term contract opportunities

Qualifications

  • 8+ years of verification experience in hardware development.
  • Strong background in SystemVerilog and UVM methodologies.
  • Proficiency in Object Oriented programming and data structures.

Responsibilities

  • Verify complex design blocks using SV/UVM verification environments.
  • Develop and execute pre-silicon verification test plans.
  • Debug regression fails and replicate functional issues.

Skills

SystemVerilog
UVM verification methodologies
Debug skills
Object Oriented programming
Analytical skills
Interpersonal skills

Education

Bachelor's in Electrical Engineering
Master's in Computer Engineering
Bachelor's in Computer Science

Tools

DVE/Verdi
Perl
Ruby
Make

Job description

Senior Design Verification Engineer

Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.

Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems,SOC/ASICproducts for vision processing, aerospaceFPGAs, medical electronics, RISC-V based SoC,ARM based peripherals,and mixed signalDSPs. Successful candidates for this role will supportverification of advanced CPU/GPU based SOCs.

Correct Designs is NOT the typical contracting, staff augmentation firm. Our engineers have respected long term roles with generoushourly rates in excellent team environments. A typical contract may last 3 years, although we have shorter and even longer term work available. We are well respected in the Design Verification community with clients always seeking new CDI engineers. If you need a few months off between contracts you can take that break and know there will be plenty of work available when you return. If you like the stability of always working, simply move to the next contract with little time off. Correct Designs does provide health care and retirement plan benefits.

We are based in Austin, Texas with clients throughout the US. There are opportunities for both in-person and remote work.

Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.

RESPONSIBILITIES:

  • Verify complex design blocks using equally complex SV/UVM verification environments
  • Develop and execute pre-silicon verification test plans
  • Develop directed and random verification tests to validate block and IP functionality
  • Develop verification components and tools
  • Develop verification functional coverage using industry standard coverage analysis tools/methods
  • Debug regression fails
  • Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes

REQUIRED SKILLS AND EXPERIENCE:

  • 8 or more years of proven verification experience in a hardware development setting
  • Strong background in SystemVerilog and UVM verification methodologies
  • Strong debug skills and experience with debug tools such as DVE/Verdi
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies

DESIRED SKILLS:

  • Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Experience in other related domainssuch as formal verification, RTL design, or software development

EDUCATION:

Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Senior Design Verification Engineer (remote position)

Correct Designs

Austin

Hybrid

USD 90,000 - 140,000

Today
Be an early applicant

Design Verification Engineer (remote position)

Correct Designs

Austin

Hybrid

USD 80,000 - 120,000

Today
Be an early applicant

ASIC Verification Engineer

ZipRecruiter

Chesterbrook

Remote

USD 80,000 - 150,000

9 days ago

ASIC Verification Engineering Manager

ZipRecruiter

Chesterbrook

Remote

USD 120,000 - 180,000

9 days ago