Senior Design Verification Engineer – Multimedia/AI/ML

Socket.dev

Mountain View (CA)

On-site

USD 163,000 - 236,000

Full time

5 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google in Mountain View is seeking a Senior Verification Engineer to verify complex silicon blocks and subsystems for next‑gen hardware. You will collaborate with design, architecture, and software teams to define test strategies and deliver high‑quality verification artifacts.

You will create constrained-random testbenches, develop verification plans, and drive coverage to tape-out readiness, leveraging UVM/SystemVerilog and industry verification methodologies in a fast-paced, cross-functional

Qualifications

  • Bachelor's degree in electrical engineering or computer science or equivalent practical experience.
  • 8 years of experience with verification methodologies and languages (e.g., UVM and SystemVerilog).
  • Experience with interconnect protocols (e.g., AXI, APB, ACE).
  • Experience developing and maintaining verification testbenches, test cases, and test environments.
  • Master's degree or PhD in electrical engineering or computer science is preferred.
  • Experience with low power, debug, GLS, formal verification is a plus.
  • Scripting languages (e.g., Python) for automation and analysis is advantageous.
  • Experience in ARM or CPU based subsystem verification.
  • Cross-functional collaboration and leadership in DV contexts.

Responsibilities

  • Work with designers, architects, and other stakeholders to develop detailed test plans and DV status.
  • Plan verification of multimedia design blocks at subsystem level with architecture teams.
  • Collaborate with architecture, software, design, and back-end teams to make technical decisions.
  • Create and enhance constrained-random verification environments using SystemVerilog and UVM.
  • Identify gaps and drive coverage toward tape-out readiness; debug with design engineers.

Skills

Verification methodologies
SystemVerilog
UVM
Interconnect protocols
Verification testbenches
ARM verification
Python
Cross-functional collaboration
IP verification leadership
Debug
Formal verification
Low power verification

Education

Bachelor's degree in Electrical Engineering or Computer Science
Master's degree or PhD in Electrical Engineering or Computer Science

Job description

Google in Mountain View is seeking a Senior Verification Engineer to verify complex silicon blocks and subsystems for next‑gen hardware. You will collaborate with design, architecture, and software teams to define test strategies and deliver high‑quality verification artifacts.

You will create constrained-random testbenches, develop verification plans, and drive coverage to tape-out readiness, leveraging UVM/SystemVerilog and industry verification methodologies in a fast-paced, cross-functional

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Verification Engineer, Multimedia & AI/ML SoC
Senior Verification Engineer, Multimedia & AI/ML SoC

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Senior Design Verification Engineer, Multimedia/AI/ML, Silicon
Senior Design Verification Engineer, Multimedia/AI/ML, Silicon

Socket.dev • Mountain View (CA)

On-site
USD 163,000 - 236,000
Senior Multimedia Verification Lead (RTL/ASIC)
Senior Multimedia Verification Lead (RTL/ASIC)

Google Inc. • San Diego (CA), Mountain View (CA)

On-site
USD 192,000 - 278,000
Senior Design Verification Engineer, Multimedia/AI/ML, Silicon
Senior Design Verification Engineer, Multimedia/AI/ML, Silicon

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Senior Design Verification Engineer, Multimedia/AI/ML, Silicon
Senior Design Verification Engineer, Multimedia/AI/ML, Silicon

Google Inc. • Mountain View (CA)

On-site
USD 163,000 - 236,000
Senior Multimedia Verification Lead — SystemVerilog/UVM
Senior Multimedia Verification Lead — SystemVerilog/UVM

Socket.dev • San Diego (CA)

On-site
USD 192,000 - 278,000
Senior Silicon Verification Engineer: Drive Bug-Free SoCs
Senior Silicon Verification Engineer: Drive Bug-Free SoCs

Google • Mountain View (CA)

On-site
USD 150,000 - 223,000
Multimedia Design Verification Lead, Silicon
Multimedia Design Verification Lead, Silicon

Google • San Diego (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target
Senior Design Verification Engineer, Silicon
Senior Design Verification Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 150,000 - 223,000
Multimedia Design Verification Lead, Silicon
Multimedia Design Verification Lead, Silicon

Socket.dev • San Diego (CA)

On-site
USD 192,000 - 278,000