Senior Design Engineer, Coherent High Speed Interconnect

NVIDIA Gruppe

Santa Clara (CA)

On-site

USD 168,000 - 264,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity
Comprehensive benefits package

Job summary

NVIDIA Gruppe is seeking a Senior Design Engineer for the Coherent High Speed Interconnect team in Santa Clara, California. The candidate will work on cutting-edge interconnect technology for mobile SoCs and GPUs, collaborating with various engineering teams to deliver high-performance solutions.

The role requires extensive experience in design and knowledge of interconnect protocols. It includes a competitive salary range along with equity and comprehensive benefits.

Qualifications

  • 8+ years of relevant design experience.
  • Experience with physical layer of interconnects (DDR, PCIe).
  • Knowledge of link-layer stacks including data link and physical layers.

Responsibilities

  • Work on architecture and design of high-speed coherent interconnects.
  • Collaborate with architects, partners, and engineers.
  • Impact product lines from consumer graphics to self-driving cars.

Skills

Knowledge of industry-standard interconnect protocols
Verilog or System Verilog proficiency
Communication skills
Mentoring experience

Education

BS in Electrical Engineering or Computer Engineering
Advanced degree (MS, PhD)

Tools

Verilog
System Verilog

Job description

NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!

For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU—the engine of modern visual computing—the field has grown to encompass video games, movie production, product design, medical diagnosis, and scientific research! Today, we stand at the beginning of the next era, the AI computing era, ignited by a new computing model, GPU deep learning. This new model—where deep neural networks are trained to recognize patterns from substantial amounts of data—has proven deeply effective at solving the most sophisticated problems in everyday life.

What You'll Be Doing
  • You will be working on architecture and design of our state‑of‑the‑art high‑speed coherent interconnects (NVLINK‑C2C) for our mobile SoCs and GPUs.
  • Collaborate with architects, external partners, software engineers, and circuit designers to deliver a class‑leading high‑speed coherent interconnect.
  • The NVLINK‑C2C enables the creation of a new class of integrated products with NVIDIA partners, built via chiplets, allowing NVIDIA GPUs, DPUs, and CPUs to be coherently interconnected with custom silicon.
  • To learn more about NVIDIA's ultra‑fast chip interconnect technology visit: https://www.nvidia.com/en-us/data-center/nvlink-c2c/.
  • This position offers the opportunity to have real impact in a dynamic, technology‑focused company impacting product lines ranging from consumer graphics to self‑driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
What We Need to See
  • BS or equivalent experience in Electrical Engineering or Computer Engineering or related degree required; advanced degrees (MS, PhD) a plus.
  • 8+ years of relevant design experience.
  • Knowledge of industry‑standard interconnect protocols like PCIe, CXL, AXI, CHI will be useful.
  • Understanding or experience with link‑layer stacks including data link layer and physical layer.
  • Experience with physical layer of interconnects such as memory (DDR, LPDDR, etc.), PCIe, SerDes.
  • Experience and knowledge in architecture, RTL design, performance analysis and power optimization.
  • Strong working knowledge of Verilog or System Verilog.
  • Good communication skills and interpersonal skills are required. A history of mentoring junior engineers and interns is a huge plus.

Applications for this job will be accepted at least until May 19, 2026. This posting is for an existing vacancy.

Benefits: Equity, comprehensive benefits package. Salary range: $168,000 – $264,500 for Level 4 and $196,000 – $310,500 for Level 5. Base salary will be determined based on location, experience, and the pay of employees in similar positions.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Digital Design Engineer - High-Speed I/O and Photonics
Senior Digital Design Engineer - High-Speed I/O and Photonics

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Equity
Benefits
High-Speed Interconnect Architect
High-Speed Interconnect Architect

NVIDIA • Santa Clara (CA)

On-site
USD 124,000 - 196,000
Equity
Comprehensive benefits package
Inclusive work environment
Senior I/O Subsystem Architect
Senior I/O Subsystem Architect

NVIDIA • Santa Clara (CA)

Hybrid
USD 224,000 - 431,000
Equity
Benefits
Principal Engineer - System Software GPU Server
Principal Engineer - System Software GPU Server

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 272,000 - 432,000
Equity
Benefits
Senior Mixed Signal Design Engineer
Senior Mixed Signal Design Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits package
Senior Architect, NVLink
Senior Architect, NVLink

NVIDIA • Westford (MA)

On-site
USD 184,000 - 357,000
Equity
Benefits
Senior High-Speed IO Validation Engineer
Senior High-Speed IO Validation Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 322,000
Equity compensation
Comprehensive benefits
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

NVIDIA AI • Eugene (OR)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior Logic Design Engineer, Cache Coherent Interconnects
Senior Logic Design Engineer, Cache Coherent Interconnects

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Equity options
Comprehensive benefits package
Senior Signal and Power Integrity Engineer
Senior Signal and Power Integrity Engineer

Nvidia Corporation in • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Equity
Benefits