Senior Logic Design Engineer, Cache Coherent Interconnects

NVIDIA Gruppe

Santa Clara (CA)

On-site

USD 136,000 - 218,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity options
Comprehensive benefits package

Job summary

A leading technology company in Santa Clara is seeking a Senior Logic Design Engineer to design CPU on-chip and off-chip interconnect networks. The role involves owning and delivering a chip unit, writing performant RTL, and collaborating closely with verification teams. Candidates should have a Master's degree and 5+ years of relevant experience, particularly in processor designs and ASIC flow. The competitive salary ranges from $136,000 to $218,500 for Level 3, and $168,000 to $264,500 for Level 4, along with equity and benefits.

Qualifications

  • 5+ years of experience in processor or related high-performance semiconductor designs.
  • Deep understanding of RTL design, verification, logic synthesis, prototyping, DFT, timing analysis.
  • Background in computer architecture, cache coherency or high-speed interconnects is helpful.

Responsibilities

  • Own and deliver a specific unit on the chip.
  • Write high-performance, low-power RTL, synthesis and timing closure.
  • Collaborate with the verification team to ensure correctness.

Skills

Verilog expertise
Strong communication skills
Mentoring junior engineers

Education

Master's Degree in Electrical Engineering, Computer Engineering, Computer Science

Tools

ASIC design flow

Job description

We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on‑chip and off‑chip interconnect network, MP coherency and last‑level and system caches, focusing on tasks such as micro‑architectural definition, RTL coding, logic debug, synthesis and timing closure, and supporting verification and implementation. This position offers you the opportunity to have real impact in a dynamic, technology‑focused company impacting product lines ranging from consumer graphics to self‑driving cars and the growing field of artificial intelligence. We have crafted a team of extraordinary people stretching around the globe whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you'll be doing:
  • As a member of our core CPU team, you'll own and be responsible for crafting and timely delivery of a specific unit on the chip.
  • Day‑to‑day tasks include writing readable high‑performance, low‑power RTL, synthesis and timing closure, and design documentation.
  • Collaborate with our verification team to verify the correctness of your unit.
  • Work with implementation to achieve your timing, area, performance and power goals.
  • Assist with timing closure of super units.
What we need to see:
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science or equivalent experience.
  • 5+ years of experience in processor or other related high‑performance semiconductor designs.
  • Verilog expertise required as well as a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor‑planning, ECO, bring‑up & lab debug.
  • Strong communication and interpersonal skills, along with a track record of mentoring junior engineers and interns.
  • A strong background in computer architecture, cache coherency or high‑speed interconnects is helpful.

NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most brilliant and hardworking people in the world working for us. Are you creative and autonomous and love the challenge of crafting the fastest and most power‑efficient chips in their class? If so, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD – 218,500 USD for Level 3, and 168,000 USD – 264,500 USD for Level 4. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until March 22, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal‑opportunity employer. We do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

Nvidia Corporation in • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

NVIDIA AI • Eugene (OR)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior Cache Coherency Architect
Senior Cache Coherency Architect

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 152,000 - 242,000
Senior CPU Design Engineer
Senior CPU Design Engineer

NVIDIA • California (MO)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior CPU Design Engineer
Senior CPU Design Engineer

NVIDIA • Hillsboro (OR)

Hybrid
USD 168,000 - 265,000
Equity
Benefits
ASIC Design Engineer - New College Grad 2026
ASIC Design Engineer - New College Grad 2026

NVIDIA • Santa Clara (CA)

On-site
USD 100,000 - 190,000
Equity
Benefits
Senior ASIC Physical Design Engineer, Netlisting
Senior ASIC Physical Design Engineer, Netlisting

NVIDIA • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits
CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 168,000 - 311,000
Equity
Generous benefits
CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA • Arizona

On-site
USD 168,000 - 311,000
Equity
Benefits
CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Equity
Benefits package