Senior Custom Circuits Timing Engineer

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 168,000 - 265,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

NVIDIA Corporation is seeking an experienced timing analyst to join a global circuits team in Santa Clara. You will drive timing closure for custom macros and standard cells, using NanoTime and SPICE to validate models and ensure robust timing across process variations.

The role emphasizes collaboration with PD, DFX, Clocks, and other teams, plus scripting for flow automation and timing convergence improvements, with a focus on DFT timing closure and accurate ECO handling.

Qualifications

  • BS in Electrical or Computer Engineering with 6+ years in timing analysis/closure.
  • 1

Skills

Timing analysis
NanoTime
PrimeTime
Scripting (TCL, Python)
C/C++ design knowledge
Team collaboration

Education

BS in Electrical or Computer Engineering
MS preferred

Tools

NanoTime
PrimeTime
SPICE simulations
Timing convergence tools

Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

What you’ll be doing:
  • Participate in groundbreaking processor design in deep submicron technologies.
  • Work as part of a global circuits team alongside custom circuit designers to drive timing analysis and closure of custom circuit macros (digital, semi-custom and mixed-signal analog).
  • Apply knowledge and experience to standardize and improve timing convergence flows working with methodology teams.
  • Develop timing models and methodology for innovative and unique custom macro designs at transistor level.
  • Develop timing models and methodology for standard cell and mixed-signal custom macro designs.
  • Validate timing of custom circuit designs using NanoTime and various SPICE simulations to ensure proper timing of innovative circuit topologies.
  • Work with circuit designers, tool developers, and methodology teams to validate transistor level timing accuracy and correctness.
  • Work with PD, DFX, Clocks, and other teams on timing closure strategy, timing constraints, timing and power convergence, DFT, as well as ECO implementation.
What we need to see:
  • BS (or equivalent experience) in Electrical or Computer Engineering 6+ years of experience for Masters and 8+ years for Bachelors with majority of experience in custom circuit timing analysis/closure.
  • Expertise and in depth knowledge of industry standard transistor level STA tools such as NanoTime and timing convergence tools.
  • Solid experience in timing constraints generation & management, and timing analysis/closure with mixed-signal designs.
  • Basic level understanding of transistor-level circuits and SPICE simulations for correlation to static timing and noise results.
  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and noise analysis.
  • Knowledge in process variation effect modeling and experience in design convergence taking into account process variations.
  • Familiarity with clocking specs such as jitter, IR drop, crosstalk, etc.
  • Solid understanding of timing models and the usage of .libs in NanoTime as well as PrimeTime.
  • Great teammate with outstanding interpersonal skills.
Ways to stand out from the crowd:
  • Understanding of DFT logic and experience with DFT timing closure for various modes e.g., scan, BIST, etc.
  • Understanding of timing closure of digital logic/macros in AMS designs/IPs.
  • Experience in critical path planning and crafting.
  • Experience in methodology and/or flow development as well as automation.
  • Knowledge of deep sub-micron process nodes and hands‑on experience in modeling and converging timing in these nodes with strong scripting skills for flow automation; experience with TCL, Python is a plus.

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ #LI‑Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 15, 2026.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Custom Circuits Timing Engineer
Senior Custom Circuits Timing Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Gruppe • Westford (MA)

On-site
USD 180,000 - 300,000
Equity
Benefits
Senior ASIC Timing Engineer, DFT
Senior ASIC Timing Engineer, DFT

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
Equity
Benefits
Senior Circuit Design Engineer - Power Delivery
Senior Circuit Design Engineer - Power Delivery

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 168,000 - 265,000
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Circuit Design Engineer - Power Delivery
Senior Circuit Design Engineer - Power Delivery

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA • Austin (TX)

On-site
USD 136,000 - 218,500
Equity eligibility
Comprehensive benefits package