Senior Custom Circuits Timing Engineer

NVIDIA Gruppe

Santa Clara (CA)

On-site

USD 168,000 - 264,500

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

NVIDIA Gruppe in Santa Clara is seeking an experienced professional to participate in groundbreaking processor design and perform custom circuit timing analysis in deep submicron technologies. The successful candidate will collaborate closely with global teams to drive timing closure of circuit macros.

Ideal candidates have a Bachelor's degree in Electrical or Computer Engineering, extensive experience in timing analysis, and familiarity with tools such as NanoTime and SPICE simulations. This role offers a competitive salary ranging from $168,000 to $264,500, along with equity and benefits.

Qualifications

  • 6+ years of experience for Masters and 8+ years for Bachelors in custom circuit timing analysis.
  • Expertise in timing constraints generation and management.
  • Solid understanding of timing models and the usage of .libs in NanoTime.

Responsibilities

  • Participate in processor design in deep submicron technologies.
  • Drive timing analysis and closure of custom circuit macros.
  • Develop timing models and methodology for custom macro designs.

Skills

Custom circuit timing analysis
Timing convergence tools
Transistor-level STA tools
Interpersonal skills
SPICE simulations
Automation scripting (TCL, Python)

Education

BS in Electrical or Computer Engineering

Tools

NanoTime

Job description

What you'll be doing:
  • Participate in groundbreaking processor design in deep submicron technologies.
  • Work as part of a global circuits team alongside custom circuit designers to drive timing analysis and closure of custom circuit macros (digital, semi-custom and mixed-signal analog).
  • Apply knowledge and experience to standardize and improve timing convergence flows working with methodology teams.
  • Develop timing models and methodology for innovative and unique custom macro designs at transistor level.
  • Develop timing models and methodology for standard cell and mixed-signal custom macro designs.
  • Validate timing of custom circuit designs using NanoTime and various SPICE simulations to ensure proper timing of innovative circuit topologies.
  • Work with circuit designers, tool developers, and methodology teams to validate transistor level timing accuracy and correctness.
  • Work with PD, DFX, Clocks, and other teams on timing closure strategy, timing constraints, timing and power convergence, DFT, as well as ECO implementation.
What we need to see:
  • BS (or equivalent experience) in Electrical or Computer Engineering
  • 6+ years of experience for Masters and 8+ years for Bachelors with majority of experience in custom circuit timing analysis/closure.
  • Expertise and in depth knowledge of industry standard transistor level STA tools such as NanoTime and timing convergence tools.
  • Solid experience in timing constraints generation & management, and timing analysis/closure with mixed-signal designs.
  • Basic level understanding of transistor-level circuits and SPICE simulations for correlation to static timing and noise results.
  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and noise analysis.
  • Knowledge in process variation effect modeling and experience in design convergence taking into account process variations.
  • Familiarity with clocking specs such as jitter, IR drop, crosstalk, etc.
  • Solid understanding of timing models and the usage of .libs in NanoTime as well as PrimeTime
  • Great teammate with outstanding interpersonal skills.
Ways to stand out from the crowd:
  • Understanding of DFT logic and experience with DFT timing closure for various modes e.g., scan, BIST, etc.
  • Understanding of timing closure of digital logic/macros in AMS designs/IPs.
  • Experience in critical path planning and crafting.
  • Experience in methodology and/or flow development as well as automation.
  • Knowledge of deep sub-micron process nodes and hands-on experience in modeling and converging timing in these nodes with strong scripting skills for flow automation; experience with TCL, Python is a plus.

Salaries: 168,000 USD - 264,500 USD, plus equity and benefits.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Custom Circuit Timing Architect - Equity Options
Senior Custom Circuit Timing Architect - Equity Options

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 219,000
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Corporation • Westford (MA)

On-site
USD 168,000 - 311,000
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Corporation • Westford (MA)

On-site
USD 168,000 - 311,000
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA • Hillsboro (OR)

On-site
USD 136,000 - 265,000
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Gruppe • Westford (MA)

On-site
USD 180,000 - 300,000
Equity
Benefits
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 168,000 - 265,000
Equity
Benefits