Senior ASIC Timing Engineer

NVIDIA Gruppe

Santa Clara (CA)

On-site

USD 136,000 - 218,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional teams to devise timing closure strategies and will leverage your expertise to enhance our innovative projects.

The ideal candidate possesses a BS in Electrical or Computer Engineering with 5 years of relevant experience, including strong skills in Static Timing Analysis and timing closure processes. Excellent benefits and equity opportunities await.

Qualifications

  • 5 years' experience in Timing and STA with BS, or 3 years' experience with MS.
  • Hands-on experience in full-chip/sub-chip Static Timing Analysis.
  • Expertise in analysis and fixing of timing paths through ECOs.

Responsibilities

  • Lead timing analysis and closure for GPUs and CPUs.
  • Collaborate with cross-functional teams on timing strategies.
  • Contribute to innovative projects and improve timing convergence.

Skills

Static Timing Analysis (STA)
Timing closure
Timing constraints management
Physical design and optimization

Education

BS in Electrical or Computer Engineering
MS in Electrical or Computer Engineering

Tools

STA tools

Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self‑driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

What you’ll be doing:
  • Drive Timing Analysis and Closure: Lead the timing analysis and closure processes for NVIDIA’s GPUs, CPUs, LPUs, and SoCs at block level, cluster level, and full chip level.
  • Collaborate with Cross‑Functional Teams: Work closely with RTL, DFX, Clocks, and other teams to devise timing closure strategies, create timing constraints, and drive timing and power convergence as well as implement ECOs.
  • Contribute to Cutting‑Edge Projects: Play a pivotal role in the success of our innovative projects and advancement of our technology. Leverage your expertise to improve timing convergence flows in collaboration with methodology teams.
What we need to see:
  • BS (or equivalent experience) in Electrical or Computer Engineering with 5 years’ experience or MS (or equivalent experience) with 3 years’ experience in Timing and STA
  • Hands‑on experience in full‑chip/sub‑chip Static Timing Analysis (STA) and timing convergence, timing constraints generation and management.
  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and noise analysis.
  • Experience in physical design and optimization e.g., synthesis, placement, routing, logic restructuring, etc. to improve timing and power.
  • Expertise and in‑depth knowledge of industry standard STA and timing convergence tools.
  • Knowledge of deep sub‑micron process nodes and hands‑on experience in modeling and converging timing in these nodes.
Ways to stand out from the crowd:
  • Background in domain specific STA and timing convergence, such as GPUs, CPUs, LPU or SOCs
  • Background in logic synthesis and equivalence checking/FV.
  • Understanding of DFT logic and experience with DFT timing closure for various modes e.g., scan, BIST, etc.
  • Understanding and timing closure of digital logic/macros in AMS designs/IPs.
  • Experience in methodology and/or flow development as well as automation.

Salary and benefits: Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD – 218,500 USD for Level 3, and 168,000 USD – 264,500 USD for Level 4. You will also be eligible for equity and benefits.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA • Hillsboro (OR)

On-site
USD 136,000 - 265,000
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Gruppe • Westford (MA)

On-site
USD 168,000 - 264,500
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 136,000 - 265,000
ASIC Physical Design and Timing Engineer - New College Grad 2026
ASIC Physical Design and Timing Engineer - New College Grad 2026

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Comprehensive benefits package
Equity opportunities
Senior ASIC Timing Engineer, DFT
Senior ASIC Timing Engineer, DFT

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 264,500
Equity
Benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Corporation • Durham (NC)

On-site
USD 168,000 - 265,000
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Corporation • Westford (MA), Northern (KY)

Hybrid
USD 168,000 - 311,000
Equity
Benefits
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA • Austin (TX)

On-site
USD 136,000 - 219,000
Equity eligibility
Comprehensive benefits package
ASIC Design Engineer
ASIC Design Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 116,000 - 189,750
Eligible for equity and benefits
Senior STA Signoff Methodology Engineer
Senior STA Signoff Methodology Engineer

Nvidia Corporation in • Santa Clara (CA)

On-site
USD 168,000 - 311,000