Senior Circuit Timing Engineer

NVIDIA

California

On-site

USD 168,000 - 265,000

Full time

18 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA seeks a Senior Circuit Timing Engineer to drive timing signoff of custom macros and to validate timing with Nanotime, Primetime, Tempus, and SPICE tools. You will work across a global circuits team on digital, semi-custom, and analog blocks, focusing on power, performance, area and reliability of next‑gen products.

Ideal candidates hold a BSEE/MS or equivalent, with 6+ years (MS) or 8+ years (BS) in digital circuit design, and strong experience in timing constraints, low power design, and

Qualifications

  • Bachelor’s or higher in Electrical/Computer Engineering.
  • 6+ years of digital circuit design experience for Masters and 8+ years for Bachelors.
  • Deep submicron process issues and digital circuit techniques knowledge.
  • Expertise in STA tools Nanotime, Primetime, Tempus and timing analysis tools.
  • Hands-on SPICE simulations, EM/IR analysis, and timing closure.
  • Experience generating and managing timing constraints; low power design skills are a plus.

Responsibilities

  • Participate in ground breaking processor design in deep submicron technologies.
  • Design innovative circuits for hardware security, adaptive clocking, and power management.
  • Drive timing analysis and signoff of custom circuit macros (digital, semi-custom, analog).
  • Validate timing using STA tools and SPICE simulations.
  • Collaborate to improve NVIDIAs power, performance, area, and reliability.
  • Develop timing models and methodologies for custom macro designs.
  • Transistor-level design, timing, schematic entry, and layout delivery.
  • Integrate AI/ML ideas into the design process and timing methodology.
  • Coordinate timing signoff with PD, DFX, Clocks and ECOs.

Skills

Digital circuit design
STA tools
SPICE simulations
Timing constraints
Power management
VLSI timing

Education

BSEE/MS preferred

Tools

Nanotime
Primetime
Tempus
SPICE

Job description

We are now looking for a Senior Circuit Timing Engineer!


NVIDIA stands at the intersection of hardware excellence and AI breakthrough, where every line of code and every chip design ripples across industries worldwide. We’ve built the computational backbone for autonomous systems, revolutionised data centre architecture, and created the silicon that powers the AI revolution. Our resilience through decades of technological shifts has forged a unique engineering culture- one where ambitious projects meet exceptional talent. From deep learning frameworks to cutting edge robotics, we’re not just participants in the fourth industrial revolution; we’re its architects. Discover how your engineering vision can reshape the world alongside ours.


What You’ll Be Doing


  • Participate in ground breaking processor design in deep submicron technologies.

  • Work as part of a global circuits team to design innovative circuits for hardware security, adaptive clocking, and power management solutions.

  • Drive timing analysis and signoff of custom circuit macros (digital, semi-custom and analog mixed-signal).

  • Validate timing of custom circuit designs using STA tools including Nanotime, PrimeTime, Tempus and various SPICE simulation tools.

  • Collaborate with cross-functional teams to improve the power, performance, area and reliability of NVIDIA’s next generation products through custom circuit solutions and detailed transistor-level analysis.

  • Develop timing models and methodology for innovative and unique custom macro designs.

  • Transistor-level circuit design and timing, schematic entry, and layout delivery.

  • Integrate AI/ML techniques directly into the design process and methodology.

  • Work with PD, DFX, Clocks, and other teams on timing signoff strategy, timing constraints, timing and power convergence, DFT, as well as timing ECO implementation.


What We Need To See


  • BSEE/MS preferred in Electrical, Computer Engineering or equivalent experience.

  • 6+ years of digital circuit design experience for Masters and 8+ years for Bachelors.

  • Excellent understanding of deep submicron process issues and digital circuit design techniques is required.

  • Expertise and in-depth knowledge of industry standard STA tools such as Nanotime, Primetime, Tempus, and other timing analysis tools.

  • Hands on experience running Spice simulations, EM/IR analysis, and static timing analysis/closure is required.

  • Proven experience in timing constraints generation and management.

  • Hands on experience in design and analysis of low power circuits (power gating, decaps, multi-vt, etc..) is a plus.

  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and glitch noise.

  • Solid understanding of extracted timing models and the usage of .libs in Primetime.

  • Knowledge of process variation effect modelling and experience in design convergence in multi GHz deep submicron technology.


Ways To Stand Out From The Crowd


  • Proven ownership and hands-on experience across the entire silicon design flow, from micro-architecture and RTL design to back-end execution, including Custom/Semi-Custom Circuit Design, Synthesis, Auto Place and Route, STA, and PVerf.

  • Proven capability in Post-Silicon characterization and debug, ensuring designs meet performance targets in hardware.

  • Track record of independently driving and delivering complex features from conception through tape-out and validation.

  • Knowledge of timing closure strategies for digital logic/macros part of AMS designs/IPs.


Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.


You will also be eligible for equity and benefits.


Applications for this job will be accepted at least until October 15, 2026.


This posting is for an existing vacancy.


NVIDIA uses AI tools in its recruiting processes.


NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.


, , JR2027575

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior Circuit Design Engineer
Senior Circuit Design Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior Custom Circuits Timing Engineer
Senior Custom Circuits Timing Engineer

NVIDIA • Santa Clara (CA)

Hybrid
USD 168,000 - 265,000
Equity
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Corporation • Westford (MA)

On-site
USD 180,000 - 300,000
Equity
Benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
Equity
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Circuit Designer
Senior Circuit Designer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA • Westford (MA)

On-site
USD 168,000 - 311,000
Equity compensation
Benefits