Senior ASIC DFT Engineer - Silicon Innovation

SPACE EXPLORATION TECHNOLOGIES CORP

Sunnyvale (CA)

On-site

USD 135,000 - 160,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
3 weeks of paid vacation
Discretionary bonuses

Job summary

SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor Design For Test (DFT) engineering.

You will implement DFT architectures, work with cross-disciplinary teams, and help maximize the capabilities of Starlink's network. Competitive compensation and comprehensive benefits are offered to support your growth and wellbeing.

Qualifications

  • 5+ years of experience in semiconductor Design For Test (DFT) engineering.
  • Hands-on experience with ATE platforms like Teradyne or Advantest.
  • Knowledge of industry standards for testability (IEEE 1500, 1687).

Responsibilities

  • Implement and optimize DFT architectures using Siemens Tessent tools.
  • Set up and run Automatic Test Pattern Generation (ATPG) tools.
  • Develop test scripts and analyze data using programming languages.

Skills

DFT architectures optimization
Silicon debug
Excellent problem-solving skills
Collaboration with cross-functional teams

Education

Bachelor’s degree in electrical engineering
Master’s or PhD in a relevant field

Tools

Siemens Tessent
Automated Test Equipment (ATE)

Job description

SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor Design For Test (DFT) engineering.

You will implement DFT architectures, work with cross-disciplinary teams, and help maximize the capabilities of Starlink's network. Competitive compensation and comprehensive benefits are offered to support your growth and wellbeing.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC/SOC DFT Engineer — Space-Grade Silicon for Starlink
ASIC/SOC DFT Engineer — Space-Grade Silicon for Starlink

SPACE EXPLORATION TECHNOLOGIES CORP • Austin (TX)

On-site
USD 120,000 - 160,000
DFT ASIC Engineer — RTL/Scan & ATPG
DFT ASIC Engineer — RTL/Scan & ATPG

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Stock options
401(k) plan
Health benefits
+1
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up

SpaceX • Sunnyvale (CA)

On-site
USD 135,000 - 160,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior DFT Architect – Silicon ASICs
Senior DFT Architect – Silicon ASICs

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
401(k)
Paid parental leave
+1
Senior DFT Architect for Space-Grade Silicon
Senior DFT Architect for Space-Grade Silicon

SpaceX • Austin (TX)

On-site
USD 120,000 - 150,000
Lead DFT Engineer — Space-Grade ASICs
Lead DFT Engineer — Space-Grade ASICs

SpaceX • Irvine (CA)

On-site
USD 210,000 - 340,000
Stock options
Employee Stock Purchase Plan
Medical, Vision, Dental coverage
+3
Senior DFT Architect for Space ASICs
Senior DFT Architect for Space ASICs

SpaceX • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
401(k) plan
Medical, vision & dental coverage
+2
Sr. ASIC Design Engineer [Silicon Engineering]
Sr. ASIC Design Engineer [Silicon Engineering]

Anysilicon • Irvine (CA)

On-site
USD 150,000 - 210,000
Sr. ASIC DFT Engineer (Silicon)
Sr. ASIC DFT Engineer (Silicon)

SpaceX • Austin (TX)

On-site
USD 100,000 - 130,000
Space-Grade FPGA/ASIC Design Engineer for Starlink
Space-Grade FPGA/ASIC Design Engineer for Starlink

Spacex • Irvine (CA)

On-site
USD 125,000 - 195,000
Long‑term incentives (stock)
Discretionary bonuses
Employee Stock Purchase Plan
+8