Senior Analog Design Engineer

Qorvo, Inc.; Richardson (TX); On-site; USD 120,000 - 160,000; Full time

Job summary

Qorvo, Inc. in Richardson, TX is seeking an experienced Analog Power Design Engineer to develop next-generation analog power management ICs.

You will drive architecture, design, and validation, collaborating with cross-functional teams to deliver high-performance, efficient products. Requires a Master’s degree in Electrical Engineering and 3+ years of semiconductor IC design experience in analog and/or mixed-signal domains.

Qualifications

• Master's degree in Electrical Engineering required.
• 3+ years in semiconductor analog/mixed-signal IC design.
• Ability to communicate highly technical concepts to stakeholders.
• Experience with EMIR tools, parasitic extraction, and related flows.

Responsibilities

• Design and development of high-performance analog power management ICs, ensuring best-in-class efficiency, power density, and reliability.
• Collaborate with system engineers to define product architecture and specifications, balancing performance, power, and cost requirements.
• Select and implement optimal circuit topologies, ensuring robustness, yield, and manufacturability.
• Conduct transistor-level design, simulation, and validation to meet functional and performance specifications.
• Work closely with layout engineers to optimize floor planning, parasitic, and overall silicon performance.
• Engage with global design teams, including colleagues in Asia, to align on development strategies and execution plans.
• Partner with test and characterization engineers to define validation methodologies, troubleshoot design issues, and optimize production test strategies.
• Drive technical reviews and documentation, presenting design decisions, analysis, and trade-offs to internal stakeholders.

Skills

Analog IC design

Mixed-signal design

Technical communication

Education

Master's degree in Electrical Engineering

Tools

Cadence Virtuoso

Simplis

ADS

EDA tools

Job description

Select how often (in days) to receive an alert:

Experience Level: Professional

Job Type: Regular

Location: Richardson, TX, US, 75081

Requisition ID: 10752

Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Qorvo serves multiple high-growth segments of large global markets, including consumer electronics, smart home/IoT, automotive, EVs, battery-powered appliances, network infrastructure, healthcare and aerospace/defense. Visit www.qorvo.com to learn how our innovative team is helping connect, protect and power our planet.

Qorvo’s fast-growing Power Management division is at the forefront of innovation in Power Loss Protection, PMICs, Motor Control, and Battery Management solutions, serving a diverse range of applications across Mobile, Consumer, IoT, and Industrial markets. We are seeking a highly skilled Analog Power Design Engineer to develop next-generation, high-performance power management solutions. In this role, you will drive architecture, design, and validation of industry-leading analog power ICs, collaborating closely with cross-functional global teams to deliver world-class products that set new benchmarks in efficiency, reliability, and performance.

This is aposition that will be onsite multiple days a week in our Richardson TX office.

Responsibilities:

• Design and development of high-performance analog power management ICs, ensuring best-in-class efficiency, power density, and reliability.
• Collaborate with system engineers to define product architecture and specifications, balancing performance, power, and cost requirements.
• Select and implement optimal circuit topologies, ensuring robustness, yield, and manufacturability.
• Conduct transistor-level design, simulation, and validation to meet functional and performance specifications.
• Work closely with layout engineers to optimize floor planning, parasitic, and overall silicon performance.
• Engage with global design teams, including colleagues in Asia, to align on development strategies and execution plans.
• Partner with test and characterization engineers to define validation methodologies, troubleshoot design issues, and optimize production test strategies.
• Drive technical reviews and documentation, presenting design decisions, analysis, and trade-offs to internal stakeholders.

Required Qualifications:

• A minimum of a Master's degree in Electrical Engineering
• 3+ years of engineering experience (or an equivalent amount of education and expereince) working in the semiconductor industry with expereince in analog and/or mixed-signal Integrated circuit (IC) design
• Ability to communicate highly technical concepts effectively to both technical and non-technical stakeholders
• Experience working in Electronic Design Automation (EDA) tools such as EMIR tools capacitive coupling tools and flows, parasitic extraction tools, floating nodes, etc.

Preferred Qualifications:

• PhD in Electrical Engineering
• Experience with Cadence Virtuoso, Simplis, and ADS
• Hands-on lab experience supporting high frequency switching power supplies in the semiconductor power management industry
• Experience with production release of power management ICs

#LI-NN1

MAKE A DIFFERENCE AT QORVO

We are Qorvo. We do more than create innovative RF and Power solutions for the mobile, defense and infrastructure markets – we are a place to innovate and shape the future of wireless communications. It starts with our employees. As a unified global team, we bring a commitment to excellence, growth and a passion for creating what's next. Explore the possibilities with us.

We are an Equal Employment Opportunity (EEO) employer and welcome all qualified applicants. Applicants will receive fair and impartial consideration without regard to any characteristics protected by applicable law, including race, color, religion, sex (as defined by law), national origin, age, military or veteran status, genetic information, or disability.