[Samsung Electronics America] SoC Architect, Coherent Interconnect 채용

Samsung Electronics America

United States

On-site

USD 162,000 - 198,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Relocation assistance
Bonus program
Comprehensive benefits

Job summary

Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL) seek an expert SoC Architect to shape memory and cache subsystems for premium chipsets with a focus on on-device ML. You will design coherent interconnects, NoC fabrics, and high-speed interfaces, collaborating across global teams to drive PPA excellence.

Join a team that defines technology roadmaps for Exynos SoCs, contributing to memory subsystem innovation and seamless IP integration in consumer devices.

Qualifications

  • 15+ years of experience with a Bachelor’s Degree in Computer Science/Engineering, or 13+ years with a Master’s, or 11+ years with a Ph.D.
  • Deep expertise in SoC architecture and interconnect design
  • Proficiency in cache subsystems and coherence protocols (MESI/MOESI)
  • Experience with NoC designs and protocols (AXI, ACE, CHI)
  • Experience with high-speed interfaces (PCIe, USB)
  • Strong system-level design understanding and optimization
  • Proficient in C, C++, Python, and Verilog/VHDL
  • Strong communication and collaboration skills in a global team environment

Responsibilities

  • Design and develop coherent interconnect architectures and NoC fabrics.
  • Develop interconnect IP blocks including specification, design, verification, and validation.
  • Analyze and optimize interconnect performance, power, and area (PPA).
  • Collaborate with global teams to define and optimize SoC architectures and ensure integration of interconnect IP.
  • Lead moderate-to-complex projects and promote best practices.

Skills

SoC architecture
interconnect design
coherent interconnects
NoC designs
PCIe/USB protocols
C/C++/Verilog/VHDL
team collaboration

Education

Bachelor’s Degree in Computer Science/Engineering

Tools

Verilog/VHDL

Job description

Position SummarySamsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices consumed by millions of people around the world. Come build with us!

Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices consumed by millions of people around the world. Come build with us!

Role and Responsibilities

As a SoC Architect, you will contribute to the architecture of SoC memory and cache subsystems for Samsung’s premium chipsets, with a strong focus on enabling on-device machine learning. In this role, you will help define and implement innovative, high-performance, and low-power interconnect solutions that enable seamless communication between various IP blocks and subsystems within our SoCs. Your knowledge in SoC and coherent interconnect architectures will drive cutting-edge solutions that power next-generation consumer mobile and adjacent markets.

  • You design and develop coherent interconnect architectures, including cache coherence protocols, network-on-chip (NoC) designs, and high-speed interface protocols (e.g. AXI, ACE, CHI etc.).
  • You contribute to the development of interconnect IP blocks, including specification, design, verification, and validation of coherent interconnect protocols and NoC fabrics.
  • You analyze and optimize interconnect performance, power consumption, and area efficiency (PPA) using simulation tools, modeling, and benchmarking to ensure design excellence and achieve competitive advantage in alignment with Samsung's strategic goals and industry trends.
  • You seek proactive collaboration with global teams—including system architects, IP designers, and software teams—to help define and optimize SoC architectures, ensure interconnect designs meet system PPA requirements, and seamless integration of interconnect IP into SoC designs.
  • You take initiatives on moderate-to-complex projects and help advance best practices, build trust, demonstrate ownership and open communications.
Skills and Qualifications
  • 15+ years of experience with a Bachelor’s Degree in Computer Science/Engineering, or 13+ years of experience with a Master’s Degree, or 11+ years of experience with a Ph.D
  • Deep expertise in SoC architecture, interconnect design, or related fields, with a focus on coherent interconnect architectures
  • Proficient in cache subsystems: design of coherent caches, optimization of caching policies, implementation of coherence protocols (e.g., MESI, MOESI), and balancing latency, bandwidth, and hierarchy trade‑offs
  • Prior experience working on Network-on-chip (NoC) designs and protocols (e.g., AXI, ACE, CHI etc.)
  • Experience with high-speed interface protocols such as PCIe, USB, and other standardized interfaces
  • Strong understanding of system-level design principles and optimization techniques
  • Skilled in programming languages such as C, C++, Python, and Verilog/VHDL
  • Solid communication and collaboration skills, with curiosity to navigate ambiguity in a fast-paced, global team environment
Preferred qualifications:
  • Knowledge of memory subsystem design, including existing and emerging JEDEC memory (LPDDR/HBM/DDR) standards
  • Detailed knowledge of on-device ML for LLMs and traditional CPU/GPU/NPU ML acceleration
  • Experience with the Android Ecosystem and analysis tools
  • Experience with Arm Architecture and ecosystem
Our Team

The System IP & SoC Architecture team at SARC/ACL designs proprietary coherent interconnects and memory controllers that power Exynos SoCs for Samsung’s premium consumer devices. We play a critical role in shaping the technology roadmap, delivering scalable, performance- and power-optimized IP solutions that support advanced system modeling and real-world applications such as gaming and computational photography. With scalability and efficiency at the core of our designs, our IP integrates seamlessly into complex semiconductor products, enabling cutting-edge memory subsystem capabilities across diverse market segments.

Joining our team means collaborating alongside talented engineers from diverse technical backgrounds across a global organization. You’ll have the opportunity to build next-generation technologies, broaden your expertise, and solve impactful challenges in a supportive environment built on collaboration, continuous learning, and growth.

Total Rewards

At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $180,200 and $297,200. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location.

Samsung employees have access to benefits including: medical, dental, vision, life insurance, 401(k), onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.

Additionally, this role might be eligible to participate in long term incentive plan and relocation.

This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA).

U.S. Export Control

This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.

Trade Secrets

By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.

#SARC #ACL

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

[Samsung Electronics America] SoC Architect, Memory Subsystem 채용
[Samsung Electronics America] SoC Architect, Memory Subsystem 채용

Samsung Electronics America • United States

On-site
USD 151,000 - 252,000
Medical and dental benefits
Vision coverage
401(k) plan
+6
[Samsung Electronics America] Micro-architect/Logic Designer, Coherent Interconnect 채용
[Samsung Electronics America] Micro-architect/Logic Designer, Coherent Interconnect 채용

Samsung Electronics America • United States

On-site
USD 151,000 - 252,000
Medical
Dental
Vision
+8
[Samsung Electronics America] SoC Performance Architect 채용
[Samsung Electronics America] SoC Performance Architect 채용

Samsung Electronics America • United States

On-site
USD 168,000 - 252,000
Principal Micro-architect, Coherent Interconnect
Principal Micro-architect, Coherent Interconnect

Samsung Electronics • San Jose (CA)

On-site
USD 222,000 - 365,000
Principal Micro-architect, Coherent Interconnect
Principal Micro-architect, Coherent Interconnect

Samsung Semiconductor • San Jose (CA)

On-site
USD 222,000 - 365,000
Medical
Dental
Vision
+9
Micro-architect/Logic Designer, Coherent Interconnect
Micro-architect/Logic Designer, Coherent Interconnect

Samsung Semiconductor • San Jose (CA)

On-site
USD 151,000 - 251,800
Medical, dental, and vision insurance
401(k) plan
Free onsite lunch
+1
Micro-architect/Logic Designer, Coherent Interconnect
Micro-architect/Logic Designer, Coherent Interconnect

Samsung Semiconductor • Austin (TX)

On-site
USD 151,000 - 251,800
Medical, dental, and vision insurance
401(k) plan
On-site lunch
+3
[Samsung Electronics America] CPU Micro-architect 채용
[Samsung Electronics America] CPU Micro-architect 채용

Samsung Electronics America • United States

On-site
USD 151,000 - 252,000
Medical insurance
Dental/vision insurance
401(k)
+2
Principal Micro-architect, Coherent Interconnect
Principal Micro-architect, Coherent Interconnect

Samsung Electronics America • San Jose (CA)

On-site
USD 222,000 - 365,000
Medical, dental, vision insurance
401(k)
Free onsite lunch
+3
SoC Performance Architect
SoC Performance Architect

Samsung Semiconductor • San Jose (CA)

On-site
USD 151,000 - 252,000
Medical benefits
Dental benefits
Vision benefits
+1