RTL Design Engineer, Machine Learning Accelerators

Google LLC

Sunnyvale (CA)

On-site

USD 138,000 - 197,000

Full time

12 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Equity grants
Bonus target

Job summary

Google LLC in Sunnyvale, CA is seeking an RTL Design Engineer for ML accelerators. You’ll influence AI/ML hardware acceleration and TPU architecture integration, collaborating with software and architecture teams on complex digital designs.

The role emphasizes verification, timing, and scalable designs within Google's TPU ecosystem, with a chance to impact products used worldwide.

Qualifications

  • Bachelor's degree in electrical engineering, computer engineering, computer science, or related field.
  • 4 years of experience with custom silicon design (SoCs, ASICs, etc.).
  • Experience with RTL design using Verilog or SystemVerilog.
  • Experience with scripting languages (Python or Perl).
  • Knowledge of processor design, accelerators, memory hierarchies, or ML algorithms.
  • Knowledge of high-performance and low-power design techniques.

Responsibilities

  • Understand the overall application of the chip and propose design improvements.
  • Design and document ASIC blocks, including functionality and timing.
  • Collaborate with software teams on interfaces and documentation.

Skills

RTL design
Verilog/SystemVerilog
Python/Perl scripting
Engineering best practices
Processor design / accelerators
High performance design
Low power design

Education

Bachelor's degree in EE/CE/CS
Master's or PhD in EE/CE/CS

Job description

RTL Design Engineer, Machine Learning Accelerators

Share RTL Design Engineer, Machine Learning Accelerators

Google Sunnyvale, CA, USA

X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in electrical engineering, computer engineering, computer science, or a related field, or equivalent practical experience.
  • 4 years of experience with custom silicon design (e.g., SoCs, ASICs, etc.).
  • Experience with RTL design using Verilog or SystemVerilog.
Preferred qualifications:
  • Master's degree or PhD in electrical engineering, computer engineering, or computer science, with a focus on computer architecture.

Experience interacting with software, architecture, and other cross-functional teams.

  • Experience with a scripting language (e.g., Python or Perl).
  • Experience applying engineering best practices (e.g., code review, testing, refactoring).
  • Knowledge of processor design, accelerators, or memory hierarchies and machine learning algorithms.
  • Knowledge of high performance and low power design techniques.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits Learn more about benefits at Google .

  • Understand the overall application of the chip, proposing and developing improvements in overall design.
  • Design and document one or more blocks of an ASIC, including functionality and timing.
  • Work with software teams on functionality, interfaces, and documentation.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Design Engineer, Machine Learning Accelerators
RTL Design Engineer, Machine Learning Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
Bonus target
RTL Design Engineer, TPU
RTL Design Engineer, TPU

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity benefits
TPU RTL Design Engineer, Google Cloud
TPU RTL Design Engineer, Google Cloud

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
RTL Design Engineer, TPU Compute
RTL Design Engineer, TPU Compute

Google Inc. • Austin (TX)

On-site
USD 138,000 - 197,000
Equity
Benefits
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target (20%)
Benefits package
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity grants
TPU RTL Design Engineer, Networking, Inter-Chip Interconnects
TPU RTL Design Engineer, Networking, Inter-Chip Interconnects

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
TPU SoC Design Engineer, Google Cloud
TPU SoC Design Engineer, Google Cloud

Google • Town of Montana (WI)

On-site
USD 116,000 - 165,000
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus
TPU Hardware Design Engineer, Cloud
TPU Hardware Design Engineer, Cloud

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000