RTL Design Engineer

MARICI Solutions GmbH

Plano (TX)

Hybrid

USD 120,000 - 160,000

Full time

19 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

MARICI Solutions GmbH is seeking an RTL Design Engineer in Plano, TX to lead the architecture and silicon realization of digital and mixed-signal subsystems. You will translate requirements into RTL designs, perform verification, and drive PPA targets through formal methods and timing validation.

We expect 5+ years in Digital IC Design, strong Verilog/SystemVerilog skills, and experience with UVM-based verification and industry-standard interfaces.

Qualifications

  • 5+ years of Digital IC Design experience with RTL, verification, synthesis, and silicon debugging.
  • Strong Verilog/SystemVerilog skills and digital design methodologies.
  • Experience designing complex state machines, control logic, data-processing modules, and mixed-signal interfaces.

Responsibilities

  • Lead the architecture, design, integration, and silicon realization of complex digital and mixed-signal subsystems from specification through production.
  • Translate customer and system requirements into optimized RTL architectures and high-quality Verilog/SystemVerilog implementations meeting PPA targets.
  • Drive design quality and signoff through Lint, CDC/RDC, Formal Verification, LEC, synthesis, and timing validation.

Skills

RTL Design
Verilog/SystemVerilog
UVM verification
Digital IC design
Low-power design
PPA optimization
Python scripting

Education

B.Tech/M.Tech in Electronics or related
M.Tech in VLSI

Tools

Xcelium
Genus
SpyGlass
OneSpin/JasperGold
Innovus
PrimeTime/Tempus
Cadence Virtuoso

Job description

RTL Design Engineer

Type of contract: Permanent

Employment type: Full-time

Work Model: Hybrid

Plano, Texas, United State

s

Your tasks
  • Lead the architecture, design, integration, and silicon realization of complex digital and mixed-signal subsystems from specification through production
  • Translate customer and system requirements into optimized RTL architectures and high-quality Verilog/SystemVerilog implementations meeting PPA targets
  • Drive design quality and signoff through Lint, CDC/RDC, Formal Verification, LEC, synthesis, and timing validation
  • Collaborate with system, analog, verification, and physical design teams to define specifications and ensure successful product execution
  • Develop digital control and interface logic for ADCs, analog front-end, power management, sensors, and other mixed-signal IPs
  • Lead silicon bring-up, debug, root-cause analysis, and design-to-silicon correlation to achieve first-pass silicon success
  • Serve as a key customer-facing technical lead, presenting architecture, design reviews, and quality metrics, while driving resolution of technical issues
  • Prepare technical proposals, effort estimates, PPA projections, specifications, and design documentation
  • Provide technical leadership and drive continuous improvement in design methodologies and best practices
Who we are looking for
Required Education And Experience
  • B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or a related discipline
  • 5+ years of experience in Digital IC Design with strong expertise in RTL design, verification, synthesis, and silicon debug
  • Strong proficiency in Verilog/SystemVerilog and digital design methodologies
  • Proven experience in designing complex state machines, control logic, data-processing modules, and mixed-signal interfaces
  • Hands-on experience with UVM-based verification and industry-standard serial interfaces such as I C, I3C, SPI, and UART
  • Expertise in low-power design techniques, PPA optimization, CDC/RDC analysis, Lint, Formal Verification, and LEC flows
  • Strong understanding of STA, synthesis, and implementation-aware design methodologies
  • Proficiency in Python, Tcl, Perl, or Shell scripting
  • Experience with Xcelium, Genus, SpyGlass, OneSpin/JasperGold, and familiarity with Innovus, PrimeTime/Tempus, and DFT flows
  • Experience with ARM-based SoCs and AMBA protocols (AXI/AHB/APB) is a strong advantage
  • Familiarity with Cadence Virtuoso and mixed-signal design environments is a plus
Required Personal Skills
  • Strong technical leadership, analytical, and problem-solving abilities
  • Excellent communication, presentation, and customer engagement skills
  • Self-motivated, agile, results-oriented, and capable of driving projects independently
  • Effective mentor and collaborative team player
  • Ability to influence cross-functional teams and deliver in fast-paced environments
  • Passion for sensor, imaging, and mixed-signal semiconductor technologies
  • Fluent in written and spoken English
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Design Engineer
RTL Design Engineer

TYLsemi • United States

Remote
USD 120,000 - 180,000
Staff RTL Engineer
Staff RTL Engineer

Oho Group • San Jose (CA)

On-site
USD 130,000 - 160,000
RTL Design Engineer
RTL Design Engineer

IC Enable • Richardson (TX)

On-site
USD 110,000 - 160,000
Logic (RTL) Design Engineer
Logic (RTL) Design Engineer

Axiom Global Technologies • Santa Clara (CA)

On-site
USD 140,000 - 210,000
Staff RTL Design Engineer
Staff RTL Design Engineer

Acara Solutions, An Aleron Company • Austin (TX)

On-site
USD 100,000 - 130,000
Digital Design Engineer - ASIC
Digital Design Engineer - ASIC

Gyga Force • San Jose (CA)

On-site
USD 120,000 - 160,000
Equity
401(k) w/ 3% Match
Comprehensive medical, dental, vision, and life insurance
+3
RTL Lead Engineer
RTL Lead Engineer

Mirafra Technologies • Santa Clara (CA)

On-site
USD 160,000 - 230,000
RTL Designer
RTL Designer

Acceler8 Talent • Mountain View (CA)

On-site
USD 180,000 - 260,000
RTL Design Tech Lead (ASIC/SoC)
RTL Design Tech Lead (ASIC/SoC)

Bolt Graphics • Sunnyvale (CA)

On-site
USD 220,000 - 250,000
100% covered medical, dental, & vision premiums
Stock options
401(k) match
+1
RTL Design Engineer
RTL Design Engineer

Acceler8 Talent • Mountain View (CA)

On-site
USD 120,000 - 160,000