RFIC Architect - Ultra-Low-Power CMOS Front End

Tacit

San Francisco (CA)

On-site

USD 180,000 - 230,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Competitive equity package
Comprehensive medical, dental, and vision insurance
Unlimited PTO
Visa sponsorship
4% 401k matching

Job summary

Tacit, an innovative deep tech startup based in San Francisco, is seeking its first silicon hire to define the RF CMOS architecture for ultra-low-power sensing. This role requires expertise in RFIC design and transistor-level processes while collaborating closely with a small, fast-moving team.

The ideal candidate will have over 10 years of industry experience in delivering silicon and a strong grasp of architectural and circuit-level challenges. An attractive compensation range of $180,000 to $230,000 plus equity is offered, alongside comprehensive benefits.

Qualifications

  • 10+ years in RFIC design with substantial industry experience delivering silicon.
  • Experience with EM simulation tools such as EMX, HFSS, or Momentum.
  • Ability to reason across architecture, circuits, layout, packaging, measurement, and product constraints.

Responsibilities

  • Define RF CMOS architecture for ultra-low-power sensing front end.
  • Drive power-reduction methodology across the RF system.
  • Evaluate and recommend CMOS process options for low-power SoCs.

Skills

RFIC design
low-power CMOS RF
transistor-level design
Cadence tools

Education

MS or PhD in electrical engineering

Tools

Cadence Virtuoso
Spectre
EM simulation tools

Job description

Tacit, an innovative deep tech startup based in San Francisco, is seeking its first silicon hire to define the RF CMOS architecture for ultra-low-power sensing. This role requires expertise in RFIC design and transistor-level processes while collaborating closely with a small, fast-moving team.

The ideal candidate will have over 10 years of industry experience in delivering silicon and a strong grasp of architectural and circuit-level challenges. An attractive compensation range of $180,000 to $230,000 plus equity is offered, alongside comprehensive benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RFIC Silicon Lead
RFIC Silicon Lead

Tacit • San Francisco (CA)

On-site
USD 180,000 - 230,000
Competitive equity package
Comprehensive medical, dental, and vision insurance
Unlimited PTO
+2
RFIC Design Engineer: High-Performance ICs
RFIC Design Engineer: High-Performance ICs

Murata Electronics • San Diego (CA)

On-site
USD 107,000 - 130,000
RF Systems Intern: Hands-On RF Design & Validation
RF Systems Intern: Hands-On RF Design & Validation

Tacit • San Francisco (CA)

On-site
USD 55,000 - 83,000
Lead RF Architect (Analog RF Design)
Lead RF Architect (Analog RF Design)

SBT • New York (NY)

On-site
USD 150,000 - 230,000
RFIC Design Engineer: CMOS Radios & Tape-out
RFIC Design Engineer: CMOS Radios & Tape-out

Apple • Los Angeles (CA)

On-site
USD 120,000 - 182,000
Senior Analog/RF IC Architect for Low-Power Wireless
Senior Analog/RF IC Architect for Low-Power Wireless

SBT • New York (NY)

On-site
USD 150,000 - 230,000
RFIC Design Engineer
RFIC Design Engineer

EpsilonR • Cedar Rapids (IA)

On-site
USD 100,000 - 130,000
Healthcare options with premium-free medical plan
401(k) plan with company match
Employee stock purchase program
+1
RFIC Characterization Intern (UltraCMOS)
RFIC Characterization Intern (UltraCMOS)

Murata Manufacturing Co., Ltd. • San Diego (CA)

On-site
USD 36,000 - 68,000
Senior RF-SOI Device Engineer - TCAD & RF Front-End
Senior RF-SOI Device Engineer - TCAD & RF Front-End

pSemi, A Murata Company • San Diego (CA)

On-site
USD 155,000 - 202,000
RFIC Design Engineer I - Hybrid, Flexible PTO, Equity
RFIC Design Engineer I - Hybrid, Flexible PTO, Equity

Silicon Labs Careers • Austin (TX)

Hybrid
USD 79,000 - 146,000
Medical plans
401k plan
RSUs
+4