Product Engineer (Yield & Quality)

TSMC - Taiwan Semiconductor Manufacturing Company Limited; Phoenix (AZ); On-site; USD 95,000 - 125,000; Full time

Job summary

TSMC Arizona is hiring for a Product Design Engineer to join our 5-nanometer fab in Phoenix. You will lead root-cause analysis for N5/N4 chip performance, yield, and reliability while working with cross-functional teams to drive corrective actions.

Required is a Master’s Degree in Electrical Engineering, eligibility to work in the United States, and willingness to travel to Taiwan for 6–9 months. Preferred are knowledge of semiconductor physics, CMOS operation, digital circuit design, and strong

Qualifications

• Legally eligible to work in the United States.
• Willing to travel and train in Taiwan for 6–9 months.
• Master’s Degree in Electrical Engineering required.
• Experience with semiconductor physics and CMOS device operation preferred.
• Familiar with digital circuit design preferred.
• Ability to work in cross-functional teams and under pressure.

Responsibilities

• Lead team to identify root cause for N5/N4 chip performance / yield / quality issues
• Analyze CP test bin / data log to identify failure mode
• Electrical failure analysis and physical failure analysis to locate suspect process stage
• Work with Fab integration team or process team to define corrective actions / solutions
• Trace action implementation to verify effectiveness
• Product early-stage design support to help product tape-out smoothly and Si success
• Design rule review & assessment for robust product design
• Layout review or DFM to enlarge manufacturing window
• Yield window characterization and device sweet spot identification for the best yield / performance process condition.

Skills

Semiconductor physics

CMOS device operation

Digital circuit design

Cross-functional teamwork

Problem-solving

Communication skills

Active learning

Travel availability

Education

Master’s Degree in Electrical Engineering

Job description

Select how often (in days) to receive an alert:

At TSMC Arizona, brilliance can ignite a world of innovation and launch a promising future. The world’s most brilliant innovators entrust us to transform their ideas into world-changing products that impact millions of lives. As long as you have the same passion to pursue excellence, you will find your fit here.

TSMC Arizona is looking for Product Design Engineers to join our 5-nanometer fab, located in sunny Phoenix, Arizona. As a Product Engineer, you will demonstrate a strong sense of reliability and enthusiasm and will possess an attitude that embodies our core values – Integrity, Commitment, Innovation and Customer Trust.

TSMC Arizona’s Product Designer is responsible for early-stage design, yield window performance, and identify root cause for chip performance.

Job Description:

• Lead team to identify root cause for N5/N4 chip performance / yield / quality issues:
• Analyze CP test bin / data log to identify failure mode
• Electrical failure analysis and physical failure analysis to locate suspect process stage
• Work with Fab integration team or process team to define corrective actions / solutions
• Trace action implementation to verify effectiveness
• Product early-stage design support to help product tape-out smoothly and Si success:
• Design rule review & assessment for robust product design
• Layout review or DFM to enlarge manufacturing window
• Yield window characterization and device sweet spot identification for the best yield / performance process condition.

Minimum Qualifications:

• Applicants must be legally eligible to work in the United States and have:
• The ability to travel and train in Taiwan for 6 – 9 months
• Master’sDegree in Electrical Engineering, required
• Working knowledge of semiconductor physics, CMOS device operation, and advanced semiconductor manufacturing is preferred
• Familiar with digital circuit design is preferred.
• Able to work within cross-functional teams.
• Consistent problem-solving skills, communication abilities, and active learning
• Able to work under pressure and mission orientation