Principal System Validation Engineer (AI Fabric Switches)

Astera Labs

San Jose (CA)

On-site

USD 237,000 - 250,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Astera Labs is seeking a senior validation engineer to develop and execute system validation tests for AI fabric switches used in data centers. You will work with cutting-edge equipment and scalable automation platforms to ensure conformance to customer requirements and performance targets.

In this role, you’ll design validation plans, automate testing of ICs and boards, and collaborate directly with customers to demonstrate the unique capabilities of Astera Labs’ connectivity solutions.

Qualifications

  • Bachelor’s degree in Electrical or Computer Engineering; Master’s degree preferred.
  • ≥12 years of experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking.
  • Basic understanding of x86/ARM architecture, UEFI/Linux boot sequence.
  • Good understanding of High Speed Signaling Principles.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks and plan for meetings.
  • Entrepreneurial, customer‑focused mindset.

Responsibilities

  • Develop and perform system validation tests on Data Center equipment and scalable automation platforms.
  • Understand performance and functionality requirements for AI fabric switches in Data Center systems.
  • Formulate a validation plan for AI fabric switch products and automate testing of ICs and boards.
  • Work with key customers to understand their needs and highlight capabilities of Astera Labs’ solutions.

Skills

SoC validation
Python scripting
High-speed signaling
x86/ARM architecture
Customer-facing
Multi-project handling
Lab equipment use

Education

Bachelor’s degree in Electrical or Computer Engineering
Master’s degree preferred

Tools

Cadence Allegro
Altium
Protocol analyzers

Job description

Astera Labs (NASDAQ: ALAB) provides rack‑scale AI infrastructure through purpose‑built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor‑based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end‑to‑end scale‑up, and scale‑out connectivity. The company’s custom connectivity solutions business complements its standards‑based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description
  • Develop and perform system validation tests using leading‑edge Data Center equipment and scalable automation platforms. The validation team holds customers’ system requirements in the highest regard and is solely responsible for certifying a product’s conformance to this high bar.
  • Understand the performance and functionality requirements our AI fabric Switches must deliver to enable customers developing Data Center systems using Astera Labs’ game‑changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications.
  • Formulate a comprehensive validation plan for AI fabric switch products. automate the testing of ICs and board products in a data‑centric manner, design experiments to root‑cause unexpected behavior, report results and specification compliance in an automated fashion.
  • Work with key customers directly to understand their care‑abouts and highlight the unique capabilities and performance of Astera Labs’ solutions.
Basic Qalifications
  • Strong academic and technical background in Electrical or Computer Engineering. At a minimum, a Bachelor’s is required, and a Master’s is preferred.
  • ≥12 years' experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
  • Basic understanding of x86/ARM architecture, UEFI/Linux boot sequence.
  • Good understanding of High Speed Signaling Principles.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for customer/internal meetings in advance, and to work with minimal guidance and supervision.
  • Entrepreneurial, open‑mind behavior and can‑do attitude. Think and act with the customer in mind!
Required Experience
  • Hands‑on, thorough knowledge of high‑speed protocols like PCIe, CXL, NVMe, or Ethernet.
  • Experience with Silicon/System bring‑up, validation, and debug experience, including in customer systems.
  • A strong background in developing bench automation techniques, especially using Python, with emphasis on execution efficiency, repeatability, data analysis and reporting.
  • Experience with lab equipment including protocol analyzers, in‑circuit debuggers, and CPU‑based tool suites.
  • Ability to work on multiple projects.
Preferred Experience
  • Working knowledge of C or C++ for embedded FW and device drivers.
  • Familiarity with PCIe compliance standards and ability to follow and be involved in compliance consortiums to adapt the tests to be run from X86/ARM based platforms.
  • Knowledge of schematic capture and PCB layout tools from Cadence Allegro, Altium, etc.
  • Exceptional interpersonal and collaboration skills, with a proven track record of effectively leading, influencing, and navigating complex matrixed environments.

The base salary range is $237,000 USD - $250,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non‑binary people, veterans, parents, and individuals with disabilities.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Digital Design Engineer, IP and Methodology
Senior Digital Design Engineer, IP and Methodology

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 195,000
Discretionary bonus
Incentives and benefits
Senior ATE Test Engineer
Senior ATE Test Engineer

Asteralabs • San Jose (CA)

On-site
USD 136,000 - 170,000
Senior ATE Test Engineer
Senior ATE Test Engineer

Astera Labs • San Jose (CA)

On-site
USD 136,000 - 170,000
Discretionary bonus
Benefits
Sr. Principal Product Applications Engineer – Custom Solutions
Sr. Principal Product Applications Engineer – Custom Solutions

Astera Labs • San Jose (CA)

On-site
USD 205,000 - 260,000
Principal SerDes Bring-up Validation Engineer
Principal SerDes Bring-up Validation Engineer

Socket.dev • San Jose (CA)

On-site
USD 185,000 - 240,000
Principal Product Applications Engineer New San Jose, California, United States
Principal Product Applications Engineer New San Jose, California, United States

Astera Labs • San Jose (CA), Northern (KY)

Hybrid
USD 165,000 - 210,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Discretionary bonus
Incentives
Benefits
Senior Tools Development Engineer – COSMOS Platform Software New San Jose, California, United States
Senior Tools Development Engineer – COSMOS Platform Software New San Jose, California, United States

Astera Labs • San Jose (CA), Northern (KY)

Hybrid
USD 133,000 - 185,000
Health insurance
Tech Lead Design Engineer San Jose, California, United States
Tech Lead Design Engineer San Jose, California, United States

Astera Labs • San Jose (CA)

On-site
USD 133,000 - 185,000
Senior ATE Test Engineer New San Jose, California, United States
Senior ATE Test Engineer New San Jose, California, United States

Astera Labs • San Jose (CA)

Hybrid
USD 136,000 - 170,000