Principal Physical Verification Engineer | San Jose, CA

Celero Communications, Inc.

San Jose (CA)

On-site

USD 150,000 - 250,000

Full time

45 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Celero Communications, Inc. seeks a Principal Physical Verification Engineer to own full chip PV execution and drive tapeout readiness in San Jose, CA. You will collaborate with Analog and Physical Design teams to ensure DRC/LVS cleanliness and robust IP delivery.

The role demands 7+ years in full-chip verification, hands-on experience with ICV or Calibre, and scripting in Tcl/Python to automate PV flows. This is a senior, on-site position with competitive salary.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering or related field.
  • 7+ years of experience with full-chip verifications.
  • Hands-on with ICV or Calibre and PV flows.
  • Experience in advanced technology nodes is a plus.

Responsibilities

  • Lead full chip Physical Verification effort.
  • Own execution plans, schedules for full-chip.
  • Drive accountability for quality, milestones, and tapeout readiness.
  • Conduct full chip and blocks PV checks.

Skills

Full-chip PV execution
ICV/Calibre
Scripting Tcl/Python

Education

Bachelor’s or Master’s degree in Electrical Engineering

Tools

ICV/Calibre

Job description

Principal Physical Verification Engineer

San Jose, CA

Celero Communications, Inc. is an exciting and fast-growing semiconductor startup developing high-performance coherent digital signal processors (DSPs) for optical interconnects used in large-scale AI infrastructure. Celero's goal is to enable higher-bandwidth, lower-power optical connectivity between AI clusters and data centers.

We are seeking a Full-Chip Physical Verification Engineer to join our Physical Design team and help deliver complex digital blocks and full-chip implementations in advanced process technologies. This role will own all aspects of Physical Verification execution on advanced TSMC nodes, ensuring design quality, manufacturability, and tapeout readiness. The ideal candidate has successfully completed multiple tapeouts and brings deep expertise in physical verification methodologies, including driving improvements in quality, execution efficiency, and predictable delivery across multiple programs. You will work closely with the Analog Design and Physical Design teams to identify and resolve verification challenges while ensuring designs meet aggressive performance, manufacturability, and schedule objectives.

Locations: San Jose, CA (preferred) or Irvine, CA (HQ)

Key Responsibilities
Team & Project Leadership
  • Lead full chip Physical Verification effort
  • Own execution plans, schedules for full-chip
  • Drive accountability for quality, milestones, and tapeout readiness.
  • Conduct full chip and blocks PV checks
Physical Verification Ownership
  • Ownership of full chip verification
  • Work with internal analog team to ensure clean IP delivery
  • Responsible for running and analyzing DRC/ERC/LUP/PERC results
  • Experience with using either ICV or Calibre verification tools
  • Understanding advance TSMC DRC rules
Cross-Functional Collaboration
  • Partner with analog, block, chip top owners to ensure clean floorplan
  • Provide early guidance on corner case requirements
  • Influence floorplan constraints, hierarchy, and implementation strategy
  • Participate in tapeout readiness reviews
Required Qualifications
  • Bachelor’s or Master’s degree in Electrical Engineering or related field.
  • 7+ years of experience with full-chip verifications
  • Proven hands‑on experience with:
  • Physical Verification tool (ICV/Calibre)
  • Able to assemble a flow to support block/chip level PV
  • Strong expertise in:
  • Floorplanning to avoid DRC/LVS issues
  • Provide guidance to analog IP team to allow for clean integration
Preferred Qualifications
  • Experience in advanced technology nodes (7nm, 5nm, 3nm)
  • Automation skills using Tcl, Python, or shell scripting

Annual Base Salary Range: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location)

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey. Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiring process or thereafter. Any information that you do provide will be recorded and maintained in a confidential file.

As set forth in Celero Communications, Inc.’s Equal Employment Opportunity policy, we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection. As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measure the effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categories is as follows:

A "disabled veteran" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.

A "recently separated veteran" means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.

An "active duty wartime or campaign badge veteran" means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An "armed forces service medal veteran" means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.

  • Alcohol or other substance use disorder (not currently using drugs illegally)
  • Autoimmune disorder, for example, lupus, fibromyalgia, rheumatoid arthritis, HIV/AIDS
  • Blind or low vision
  • Cancer (past or present)
  • Cardiovascular or heart disease
  • Celiac disease
  • Cerebral palsy
  • Deaf or serious difficulty hearing
  • Diabetes
  • Disfigurement, for example, disfigurement caused by burns, wounds, accidents, or congenital disorders
  • Epilepsy or other seizure disorder
  • Gastrointestinal disorders, for example, Crohn's Disease, irritable bowel syndrome
  • Intellectual or developmental disability
  • Mental health conditions, for example, depression, bipolar disorder, anxiety disorder, schizophrenia, PTSD
  • Missing limbs or partially missing limbs
  • Mobility impairment, benefiting from the use of a wheelchair, scooter, walker, leg brace(s) and/or other supports
  • Nervous system condition, for example, migraine headaches, Parkinson’s disease, multiple sclerosis (MS)
  • Neurodivergence, for example, attention‑deficit/hyperactivity disorder (ADHD), autism spectrum disorder, dyslexia, dyspraxia, other learning disabilities
  • Partial or complete paralysis (any cause)
  • Pulmonary or respiratory conditions, for example, tuberculosis, asthma, emphysema
  • Short stature (dwarfism)
  • Traumatic brain injury

PUBLIC BURDEN STATEMENT: According to the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless such collection displays a valid OMB control number. This survey should take about 5 minutes to complete.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Physical Verification Engineer
Principal Physical Verification Engineer

Celero Communications • San Jose (CA)

On-site
USD 150,000 - 250,000
Principal Physical Verification Engineer
Principal Physical Verification Engineer

Celero Communications • San Jose (CA)

On-site
USD 150,000 - 250,000
Principal High-Speed Analog Layout Design Engineer | Irvine, CA
Principal High-Speed Analog Layout Design Engineer | Irvine, CA

Celero Communications, Inc. • Irvine (CA)

On-site
USD 150,000 - 250,000
Principal Analog Design Engineer | Irvine, CA
Principal Analog Design Engineer | Irvine, CA

Celero Communications, Inc. • Irvine (CA)

On-site
USD 150,000 - 250,000
Principal Physical Verification Engineer
Principal Physical Verification Engineer

Celero Communications, Inc. • San Jose (CA)

On-site
USD 150,000 - 250,000
Principal Physical Verification Engineer
Principal Physical Verification Engineer

Celero Communications, Inc. • Irvine (CA)

On-site
USD 150,000 - 250,000
Principal Design Verification Engineer- SerDes/PHY IP New San Jose, California, United States
Principal Design Verification Engineer- SerDes/PHY IP New San Jose, California, United States

Astera Labs • San Jose (CA)

Hybrid
USD 207,000 - 230,000
Sr. Staff Engineer - Digital Design Verification New Austin, Texas, United States
Sr. Staff Engineer - Digital Design Verification New Austin, Texas, United States

Ambiq Micro, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 210,000
Senior/Principal Full-Chip Physical Verification Engineer | San Jose, CA
Senior/Principal Full-Chip Physical Verification Engineer | San Jose, CA

Celero Communications, Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 250,000
Principal Physical Design Engineer | Irvine, CA
Principal Physical Design Engineer | Irvine, CA

Celero Communications, Inc. • San Jose (CA)

On-site
USD 150,000 - 250,000