Principal Physical Design Engineer

Acceler8 Talent

San Francisco (CA)

Ibrido

USD 180.000 - 320.000

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Descrizione del lavoro

Acceler8 Talent seeks a Principal Physical Design Engineer to lead the complete physical implementation of high-performance AI accelerator blocks. You will drive floorplanning, place&route, timing closure, and power optimization, partnering with architects, RTL, verification, and software teams to deliver production-ready silicon.

Join a well-funded AI hardware startup building next-gen inference platforms, collaborating with world-class engineers from semiconductor and AI industries to shape

Competenze

  • 8+ years of physical design experience on complex ASICs.
  • Expertise in full implementation flow from floorplanning to signoff.
  • Experience with 7nm or smaller nodes and high-performance blocks.

Mansioni

  • Own the complete physical design flow for major SoC blocks from floorplanning to signoff.
  • Develop AI-assisted methods to improve productivity and tapeout timelines.
  • Lead place-and-route, CTS, timing closure, and power optimization.
  • Collaborate with architecture, RTL verification, and software teams for performance and area goals.
  • Coordinate with foundries/EDA vendors to deliver production-ready silicon.

Conoscenze

Physical design
ASICs 7nm+
Floorplanning
Place & Route
Timing closure
Synthesis
Power optimization
Collaboration with RTL/Architecture
EDA tools

Formazione

MS in Electrical Engineering

Strumenti

Cadence Innovus
Synopsys Fusion Compiler
PrimeTime/Tempus

Descrizione del lavoro

Principal Physical Design Engineer

We're partnering with a well-funded, early-stage AI hardware startup building a next-generation inference platform from the ground up. The team is rethinking how AI systems are designed by combining custom silicon with tightly integrated software and systems engineering to deliver dramatically higher performance and efficiency for large-scale AI workloads. You'll join a world-class engineering team with experience from leading semiconductor and AI companies, helping shape the architecture and implementation of cutting-edge accelerator technology from its earliest stages.

About the Role

As a Principal Physical Design Engineer, you'll take technical leadership of the complete physical implementation of critical blocks within a high-performance AI accelerator SoC. From early floorplanning through final tapeout signoff, you'll work closely with architects, RTL designers, and software engineers to help bring first-generation silicon to life while laying the foundation for future product generations.

What You'll Do
  • Own the complete physical design flow for one or more major SoC blocks, from floorplanning through final signoff.
  • Leverage and help develop AI-assisted implementation methodologies to improve design productivity and accelerate tapeout schedules.
  • Drive place and route, clock tree synthesis, timing closure, power optimization, and physical verification.
  • Partner closely with architecture, RTL, verification, and software teams to optimize implementation for performance, power, and area.
  • Collaborate with EDA vendors and foundry partners to resolve implementation challenges and deliver production-ready silicon.
What We're Looking For
  • 8+ years of experience in physical design for complex, high-performance ASICs at advanced process nodes (7nm or below).
  • Deep expertise across the full implementation flow, including synthesis, place & route, CTS, timing closure, physical verification, and signoff.
  • Strong hands-on experience with leading implementation tools such as Cadence Innovus, Synopsys Fusion Compiler, or comparable platforms.
  • Experience with industry-standard signoff tools including PrimeTime, Tempus, or equivalent.
  • Proven success working cross-functionally with architects, RTL engineers, EDA vendors, and foundries to deliver complex silicon.
  • Bonus experience with advanced packaging technologies (2.5D/3D, CoWoS), IR/EM analysis, thermal optimization, signal integrity, or DFT-aware implementation.
Compensation & Benefits

Compensation is competitive and will be determined based on experience, technical expertise, and location. In addition to base salary, the package includes meaningful equity participation, comprehensive medical, dental, and vision coverage, a 401(k), and generous paid time off.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Physical Design Engineer
Physical Design Engineer

Delos Data • Palo Alto (CA)

In loco
USD 180.000 - 260.000
Principal Physical Design Engineer — AI Accelerator SoC
Principal Physical Design Engineer — AI Accelerator SoC

Acceler8 Talent • San Francisco (CA)

Ibrido
USD 180.000 - 320.000
Physical Design Engineer
Physical Design Engineer

Delos Data Inc • Palo Alto (CA)

Ibrido
USD 180.000 - 260.000
Physical Design Engineer
Physical Design Engineer

Entrada Ventures • Palo Alto (CA)

In loco
USD 180.000 - 260.000
Lead Physical Design Engineer
Lead Physical Design Engineer

Oho Group • San Francisco (CA)

In loco
USD 180.000 - 260.000
Physical Design Engineer - Synth, Senior
Physical Design Engineer - Synth, Senior

Positron AI • Northern (KY)

Ibrido
USD 200.000 - 300.000
Health insurance
Unlimited paid time off
Remote-first culture
+1
Implementation Lead
Implementation Lead

Oho Group • San Francisco (CA)

In loco
USD 200.000 - 260.000
ASIC Physical Design Engineer, Senior
ASIC Physical Design Engineer, Senior

Positron • Stati Uniti

In loco
USD 150.000 - 250.000
Fully company-paid medical, dental, &
Remote-first culture with home office
System-on-Chip (SoC) Physical Design Engineer
System-on-Chip (SoC) Physical Design Engineer

PIMIC Inc. • Cupertino (CA), Northern (KY)

In loco
USD 140.000 - 210.000
Chip Design Engineer
Chip Design Engineer

TenX Semi • San Francisco (CA)

In loco
USD 140.000 - 210.000