Principal Engineer, Silicon Validation

Ayar Labs; San Jose (CA); On-site; USD 200,000 - 255,000; Full time

Job summary

Ayar Labs in San Jose is seeking an experienced validation engineer to lead the silicon validation of optical chiplets. You will define and implement the validation strategy and ensure thorough testing from silicon power-on through full signoff.

The ideal candidate has extensive experience in high-speed SerDes validation and is proficient in Python for automation. The company offers a competitive salary and values equal opportunity for all applicants.

Qualifications

• 10+ years of experience or 7+ with a Master's degree.
• Leadership in post-silicon validation.
• Hands-on experience with high-speed SerDes validation.

Responsibilities

• Define the validation strategy for optical chiplets.
• Lead first silicon power-on and bringup.
• Execute post-silicon validation of SerDes interfaces and optical control loops.

Skills

High-speed SerDes validation

Python for lab automation

Post-silicon validation

Communication protocols (Ethernet, PCIe)

Education

Bachelor’s degree in Electrical Engineering or related field

Master’s degree in Electrical Engineering or related field

Tools

BERT

Oscilloscope

DCA

Network Analyzer

Job description

Location: San Jose, CA

Job Id:613

# of Openings:0

Location: San Jose (on-site)

Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co‑packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models. Backed by industry giants like NVIDIA, AMD, MediaTek and Intel and manufactured in partnership with the world’s leading semiconductor ecosystem, Ayar Labs’ co‑packaged optics solution is key to unleashing next‑generation AI scale‑up architectures. In this role, you will lead the silicon validation of our optical chiplets. You will define and drive the validation strategy from initial silicon power‑on through block and chip level signoff. This is a rare opportunity to apply deep expertise in high‑speed SerDes, photonic systems, and post‑silicon validation to shape the future of optical interconnect for next‑generation AI infrastructure.

Essential Functions

• Lead Validation Strategy: Define and implement comprehensive validation methodologies for our electronic‑photonic SoCs, covering initial bringup, functional validation, electrical characterization, and system‑level testing. Develop detailed test plans, success criteria, and select appropriate test equipment and methodologies.
• Drive Silicon Bring‑up: Lead first silicon power‑on and bringup for new tape‑outs, collaborating with firmware and design teams to establish operating conditions and validate core functionality from day one.
• Own Block and System Validation: Execute rigorous post‑silicon validation of SerDes interfaces, optical control loops, and mixed‑signal blocks using industry‑standard lab equipment (BERT, DCA, oscilloscopes, OSA, VNA).
• Apply Standards and Best Practices: Draw on industry standards (IEEE, OIF, JEDEC, Ethernet/Optical MSA specs) and semiconductor validation best practices to establish rigorous validation targets, coverage objectives, and signoff criteria.
• Root Cause and Debug: Investigate and drive to closure all silicon failure modes, from signal integrity issues to mixed‑signal anomalies, using systematic debug methodologies and close collaboration with design and firmware teams.
• Mentor and Lead: Provide technical leadership and mentorship to senior and junior validation engineers; guide the team’s technical execution.
• Deliver High Quality Documentation: Create and maintain comprehensive validation reports, signoff packages, and product performance documentation.

Required Qualifications

• Bachelor’s degree in Electrical Engineering or related field with 10+ years of relevant industry experience, or Master’s degree with 7+ years of experience.
• Demonstrated leadership in post‑silicon validation for complex SoCs or multi‑chip packages, including first silicon bringup and full signoff.
• Hands‑on expertise with high‑speed SerDes validation and characterization (NRZ and PAM‑4) using equipment such as BERTs, oscilloscopes/DCAs, and network analyzers.
• Strong proficiency in Python for lab automation, data analysis, and test infrastructure development.
• Experience developing and owning validation test plans end‑to‑end.
• Deep understanding of communication protocols and standards (Ethernet, PCIe, etc.).
• Excellent communication skills and ability to drive cross‑functional technical alignment.

Preferred Qualifications

• MSEE or equivalent.
• Familiarity with optical transceiver standards and co‑packaged optics integration challenges.
• Knowledge of high‑speed standards: Ethernet (200G/400G/800G), PCIe Gen5/6, OIF CEI.
• Experience driving NPI and transition from lab validation to manufacturing test.

Salary Range: $200,000 - $255,000

Ayar Labs is an Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, sex, national origin, race, color, ethnicity, creed, religion, gender identity, sexual orientation, disability, veteran status, or any other characteristic protected by law. It is the policy of Ayar Labs to provide reasonable accommodation when requested by a qualified applicant or employee with a disability, unless such accommodation would cause an undue hardship. Veterans are more than welcome and encouraged to apply.