Principal Engineer- Design (FPGA)

Microchip Technology Inc

Chandler (AZ)

On-site

USD 120,000 - 170,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Microchip Technology Inc in Chandler, AZ is seeking an experienced FPGA Design Engineer to support USB and Ethernet PHY platforms. The role focuses on RTL development, FPGA synthesis, timing, and system integration across digital, analog, and software teams.

Located at the Chandler Design Center, you will collaborate across hardware, firmware, software, and verification groups to deliver robust FPGA-based solutions.

Qualifications

  • 10+ years of FPGA/digital design experience with RTL, simulation, synthesis, and hardware implementation.
  • Strong RTL coding in Verilog or SystemVerilog for synthesizable designs.
  • Solid understanding of state machines, datapaths, pipelines, clocks, resets, FIFOs, memories, and interface logic.
  • Experience developing self-checking testbenches and functional simulation.
  • Experience with FPGA synthesis/implementation and timing analysis in vendor tools.
  • Ability to design multi-clock-domain timing constraints and architectures.
  • Experience integrating FPGA systems and board bring-up.
  • Proficiency with lab equipment: oscilloscopes, logic analyzers, protocol analyzers; debugging hardware.
  • Collaborative work with hardware, firmware, software, ASIC, verification teams.
  • Knowledge of USB and Ethernet PHY architectures is a plus.
  • Document FPGA requirements, architecture, diagrams, and interface specs.
  • Scripting (TCL, Python, Perl; Linux shell) and programming (C++ or Rust) for automation.
  • Experience with version control (Perforce, Git, DesignSync).
  • Strong verbal and written communication skills.

Skills

FPGA design
RTL coding
Verilog SystemVerilog
clock domain crossing
timing optimization
self-checking testbenches
lab bring-up
hardware software collaboration
communication skills
USB Ethernet PHY knowledge

Tools

QuestaSim/ModelSim
AMD/Xilinx Vivado

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip's NCS Team is seeking an experienced FPGA Design Engineer to support PHY (Physical Layer) development and system-level solutions for our next generation of USB and Ethernet products. The role will involve working closely with digital, analog, and software engineers to develop, integrate, and validate FPGA-based platforms supporting mixed-signal IP and SoC products.

The candidate must be located in the Chandler Design Center.

Requirements/Qualifications:
  • 10 years or more of experience in FPGA and/or digital design, with solid hands‑on experience in RTL coding, simulation, synthesis, and hardware implementation.

  • Strong proficiency in Verilog and/or SystemVerilog for synthesizable RTL design.

  • Strong understanding of digital design fundamentals, including state machines, datapaths, pipelines, clocking, resets, FIFOs, memories, and interface logic.

  • Hands‑on experience developing self‑checking testbenches and performing functional simulation and debug using tools such as QuestaSim/ModelSim or equivalent simulation environments.

  • Hands‑on experience with FPGA synthesis, implementation, timing analysis, and place‑and‑route using vendor design environments such as AMD/Xilinx Vivado.

  • Ability to define and analyze timing constraints and experience designing systems containing multiple clock domains.

  • Experience optimizing FPGA designs to achieve required performance, area/resource utilization, and target clock frequencies.

  • Experience with FPGA system integration and board‑level bring‑up, including loading FPGA images, exercising hardware interfaces, and debugging designs on physical circuit cards.

  • Hands‑on experience using laboratory debug equipment such as oscilloscopes, logic analyzers, protocol analyzers, and FPGA embedded logic‑debug tools or equivalent.

  • Ability to work closely with hardware, firmware, software, ASIC, analog, verification, and validation teams during system integration and lab bring‑up.

  • Experience in USB and Ethernet PHY architectures and protocols is a strong plus.

  • Provide clear design documentation, including requirements, FPGA architecture, block diagrams and interface control documents.

  • Proficiency in scripting languages such as TCL, Python, Perl. Linux shell programming or programming languages such as C++ or RUST for automating FPGA build, simulation, synthesis, and implementation flows.

  • Knowledge of revision‑control systems such as Perforce, Git, DesignSync, or equivalent, including experience with tagging, branching, configuration management, and release methodologies.

  • Must possess strong verbal and written communication skills and be able to participate effectively in technical discussions and design reviews, provide project updates, and develop functional and technical documentation.

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% sitting, 10% standing, 10% walking

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies

Microchip Technology Inc does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip • California (MO)

On-site
USD 88,000 - 232,000
Day-one health benefits
Retirement savings plans
ESPP program with 2 year look back
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc • San Jose (CA)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Applications
Technical Staff Engineer - Applications

Microchip Technology Inc. • Hauppauge (NY)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP program
Retirement plan
Senior FPGA/SoC Applications Engineer
Senior FPGA/SoC Applications Engineer

Microchip Technology Inc. • Addison (TX)

On-site
USD 91,000 - 232,000
Restricted stock units
Quarterly bonus payments
Health benefits from day one
+1
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip • San Jose (CA)

On-site
USD 88,000 - 232,000
Health benefits day one
Retirement savings plans
ESPP program with 2 year look back
Engineer II - Digital ASIC Design
Engineer II - Digital ASIC Design

Microchip Technology Inc • San Jose (CA)

On-site
USD 70,000 - 143,000
Health benefits from day one
Retirement savings plan
ESPP with 2-year lookback
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc • Austin (TX)

On-site
USD 91,000 - 232,000
Health benefits starting day one
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 91,000 - 232,000
Health benefits
Retirement savings plan
ESPP program