Principal Engineer, ASIC Physical Design

1000 Micron Technology, Inc.

Minneapolis (MN)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental & vision plans
Paid family leave
Generous paid time off

Job summary

Micron Technology, Inc. is seeking an experienced ASIC physical design engineer in Minnesota to drive full-chip design closures, low-power implementations, and signoff across advanced nodes.

You will lead floorplanning, placement, CTS, routing, and tape-out for complex processors and memory interfaces. The role requires 15+ years in ASIC physical design, strong UPF/CPF, multi-voltage techniques, and proficiency in Tcl/Perl/Python for automation.

Qualifications

  • Bachelor’s or higher in Electrical Engineering, Electronics, or Computer Architecture.
  • Minimum 15 years of hands-on ASIC physical design implementation experience.
  • Proven experience with multiple production tape-outs in advanced process nodes.
  • Strong expertise in low-power design techniques including UPF/CPF and multi‑voltage systems.
  • Proficiency in scripting languages such as Tcl, Perl, or Python for flow automation.

Responsibilities

  • Lead block-level and full-chip physical design including floorplanning, placement, CTS, routing, and tape-out.
  • Drive timing closure across multiple modes and corners using STA tools.
  • Perform power integrity, IR/EM, and power grid closure to meet signoff requirements.
  • Develop and optimize APR flows, scripts, and methodologies for PPA improvements.
  • Own subsystem or full-chip closure work while coordinating with cross-functional teams.

Skills

ASIC physical design
Low-power design
Tape-out experience
Scripting (Tcl/Perl/Python)

Education

Bachelor's or Master's in Electrical Engineering / Electronics / Computer Architecture

Tools

Synopsys tools
Cadence tools
Calibre

Job description

Job Summary

This position supports Micron’s DRAM Tester Solutions group, focusing on physical design implementation for processors, controller architectures, and ASICs. The role is responsible for full‑chip and block‑level physical design closure, low‑power implementation, timing, power, and signal integrity signoff, and successful tape‑out across advanced technology nodes.

Responsibilities
  • Lead block‑level and full‑chip physical design including floorplanning, placement, CTS, routing, and tape‑out.
  • Drive timing closure across multiple modes and corners using industry‑standard STA tools.
  • Perform power integrity, IR/EM, and power grid closure to meet signoff requirements.
  • Develop and optimize APR flows, scripts, and methodologies for PPA improvements.
  • Own subsystem or full‑chip closure work while coordinating with cross‑functional teams.
Minimum Qualifications
  • Bachelor’s degree or Master’s degree or equivalent experience in Electrical Engineering, Electronics, or Computer Architecture.
  • Minimum of 15 years of hands‑on ASIC physical design implementation experience.
  • Proven experience with multiple production tape‑outs in advanced process nodes.
  • Strong expertise in low‑power design techniques including UPF/CPF and multi‑voltage systems.
  • Proficiency in scripting languages such as Tcl, Perl, or Python for flow automation.
Preferred Qualifications
  • Experience with Synopsys and Cadence physical design and timing tools.
  • Hands‑on physical verification closure using Calibre and power integrity analysis tools.
  • Experience with IR/EM signoff and resolution at block and full‑chip level.
  • Background in memory tester designs, high‑speed interfaces, or microprocessor architectures.
  • Experience developing and enabling APR flows for new technology nodes.
Benefits
  • Choice of medical, dental, and vision plans in all locations.
  • Benefit programs that protect income during illness or injury and paid family leave.
  • Robust paid time‑off program and paid holidays.
Equal Opportunity Employer and Legal Statements

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer, ASIC Physical Design
Principal Engineer, ASIC Physical Design

Micron Technology • Minneapolis (MN)

On-site
USD 180,000 - 260,000
Medical, Dental and Vision plans
Paid time-off and holidays
Paid family leave
Principal Engineer, ASIC Physical Design Minneapolis, Minnesota, United States of America Poste[...]
Principal Engineer, ASIC Physical Design Minneapolis, Minnesota, United States of America Poste[...]

Micron • Minneapolis (MN)

On-site
USD 180,000 - 240,000
Medical, dental and vision plans
Paid time-off
Paid holidays
Principal Engineer, ASIC Physical Design Minneapolis, Minnesota, United States of America Poste[...]
Principal Engineer, ASIC Physical Design Minneapolis, Minnesota, United States of America Poste[...]

Micron Technology, Inc. • Minneapolis (MN)

Hybrid
USD 180,000 - 240,000
Principal Physical Design
Principal Physical Design

Micron • Boise (ID)

On-site
USD 160,000 - 260,000
Benefits overview
Paid time off
Paid holidays
Principal Physical Design
Principal Physical Design

Micron Technology • Boise (ID)

On-site
USD 150,000 - 210,000
Medical, dental and vision plans
Paid time off & paid holidays
Competitive benefits package
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 186,000 - 407,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

1000 Micron Technology, Inc. • Idaho City (ID)

On-site
USD 186,000 - 407,000
Medical, dental and vision plans
Robust paid time-off
Bonus eligibility
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 186,000 - 407,000
Benefits package
Paid time off
Equity options
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • Boise (ID)

On-site
USD 186,000 - 407,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 186,000 - 407,000
Medical/dental/vision benefits
Paid time off and holidays
Equity and bonus opportunities