Principal ASIC Design Verification Engineer

brightvisiontechnologies

Santa Clara (CA)

On-site

USD 138,000 - 317,800

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Relocation Assistance
Visa Sponsorship
No Fee agency

Job summary

Bright Vision Technologies is seeking an experienced Principal Design Verification Engineer to lead verification of high‑performance SoC designs in the UAL and PCIe space. The ideal candidate will have deep SystemVerilog, UVM, and verification methodology expertise, with hands‑on work on UAL and PCIe protocols.

The role offers relocation, visa sponsorship, and growth within a well‑established organization. Onsite in Santa Clara, CA with competitive salary and RSU/bonus opportunities.

Qualifications

  • BS/MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering.
  • 10–12 years of Design Verification experience.
  • Strong SystemVerilog and UVM experience; UAL/PCIe exposure.
  • Scripting in Python or Perl is required.

Responsibilities

  • Develop and maintain verification environments using SystemVerilog and UVM.
  • Create verification test plans and drive coverage closure.
  • Develop and execute test cases for SoC verification.
  • Debug design and verification issues.
  • Develop automation tools using Python or Perl.
  • Perform unit and regression testing.
  • Collaborate with design and engineering teams throughout the development cycle.

Skills

SystemVerilog
UVM
Verification plans
Python
Perl
C++
Linux
OOP
UAL/PCIe protocols

Education

BS/MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering

Tools

EDA verification tools

Job description

Bright Vision Technologies is a forward-thinking software development company dedicated to building innovative solutions that help businesses automate and optimize their operations. We leverage cutting-edge technologies to create scalable, secure, and user-friendly applications.

As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer – UAL & PCIe Subsystems to join our dynamic team and contribute to our mission of transforming business processes through technology.

This is a fantastic opportunity to join an established and well-respected organization offering tremendous career growth potential.

Job Title: Principal Design Verification Engineer – UAL & PCIe Subsystems
Location: Santa Clara, CA (Onsite)
Salary: $138,000 – $317,800
Bonus + RSUs

Job Summary

We are looking for an experienced Principal Design Verification Engineer to support verification of high-performance SoC designs. The ideal candidate will have strong expertise in SystemVerilog, UVM, and verification methodologies, along with experience in UAL or PCIe protocols.

Responsibilities
  • Develop and maintain verification environments using SystemVerilog and UVM.
  • Create verification test plans and drive coverage closure.
  • Develop and execute test cases for SoC verification.
  • Debug design and verification issues.
  • Develop automation tools using Python or Perl.
  • Perform unit and regression testing.
  • Collaborate with design and engineering teams throughout the development cycle.
Required Skills
  • BS/MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering.
  • 10–12 years of Design Verification experience.
  • Strong experience with SystemVerilog and UVM.
  • Experience creating verification plans and constrained-random test environments.
  • Python or Perl scripting experience.
  • Experience with EDA verification tools.
  • Strong Linux and Object‑Oriented Programming knowledge.
  • Good programming skills in C++.
  • Working knowledge of UAL or PCIe protocols.
Relocation Assistance Available
Visa Sponsorship Available
Position offered by “No Fee agency.”
Equal Employment Opportunity (EEO) Statement

Bright Vision Technologies (BV Teck) is committed to equal employment opportunity (EEO) for all employees and applicants without regard to race, color, religion, sex, sexual orientation, gender identity or expression, national origin, age, genetic information, disability, veteran status, or any other protected status as defined by applicable federal, state, or local laws. This commitment extends to all aspects of employment, including recruitment, hiring, training, compensation, promotion, transfer, leaves of absence, termination, layoffs, and recall.

BV Teck expressly prohibits any form of workplace harassment or discrimination. Any improper interference with employees' ability to perform their job duties may result in disciplinary action up to and including termination of employment.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Design Verification Engineer
Principal Design Verification Engineer

Bright Vision Technologies • Santa Clara (CA)

On-site
USD 158,000 - 318,000
Relocation Assistance Available
Visa Sponsorship Available
Principal Design Verification Engineer
Principal Design Verification Engineer

brightvisiontechnologies • Santa Clara (CA)

On-site
USD 158,600 - 317,800
RSUs
Bonus
Principal Design Verification Engineer
Principal Design Verification Engineer

Bolt Graphics • Sunnyvale (CA)

On-site
USD 250,000 - 280,000
100% covered premiums for Medical, Dental, & Vision
Equity - Stock Options
401(k) match
Principal Design Verification Engineer
Principal Design Verification Engineer

Bolt Graphics, Inc. • Sunnyvale (CA)

On-site
USD 250,000 - 280,000
Medical, Dental, & Vision - 100% covered premiums
Equity - Stock Options
401(k) match
Senior ASIC Design Verification Engineer, UAL & PCIe
Senior ASIC Design Verification Engineer, UAL & PCIe

brightvisiontechnologies • Santa Clara (CA)

On-site
USD 138,000 - 317,800
Relocation Assistance
Visa Sponsorship
No Fee agency
Principal ASIC Design Verification Engineer
Principal ASIC Design Verification Engineer

K2Spacecorporation • Seattle (WA)

On-site
USD 190,000 - 285,000
Comprehensive benefits package
Paid time off
Medical/dental/vision coverage
+2
Principal ASIC Design Verification Engineer
Principal ASIC Design Verification Engineer

K2Spacecorporation • United States

On-site
USD 190,000 - 285,000
Equity in the company
Paid time off
Medical/dental/vision coverage
Lead Silicon Photonics Verification Architect
Lead Silicon Photonics Verification Architect

Ayar Labs • San Jose (CA)

On-site
USD 190,000 - 240,000
Design Verification Lead
Design Verification Lead

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 210,000
Senior Principal Hardware Applications Engineer
Senior Principal Hardware Applications Engineer

brightvisiontechnologies • Santa Clara (CA)

On-site
USD 200,000 - 266,000