Principal ASIC Design Verification Engineer

K2Spacecorporation; Seattle (WA); On-site; USD 190,000 - 285,000; Full time

Benefits offered by this job

Comprehensive benefits package

Paid time off

Medical/dental/vision coverage

Life insurance

Paid parental leave

Job summary

K2Spacecorporation is seeking a Principal ASIC Design Verification Engineer to verify and validate innovative custom silicon designs. You will define verification strategies, collaborate with diverse engineering teams, and ensure thorough validation through testing.

The ideal candidate will have over 10 years of ASIC verification experience, a strong educational background in electrical or computer engineering, and proficiency in SystemVerilog and related simulation tools. The role offers a competitive salary range of $190,000 – $285,000 plus equity and comprehensive benefits.

Qualifications

• 10+ years of experience in ASIC/SoC verification is essential.
• Solid understanding of hardware design and verification flows.
• Experience with UVM-based testbench development and coverage analysis.

Responsibilities

• Develop and execute verification plans for various environments.
• Build SystemVerilog/UVM test benches for comprehensive validation.
• Collaborate with engineering teams to resolve issues during designs.

Skills

SystemVerilog

ASIC Verification

RTL Design

Digital Logic

Python

Education

B.S. or M.S. in Electrical Engineering

Tools

VCS

Xcelium

Questa

Verdi

SimVision

Git

Job description

Principal ASIC Design Verification Engineer

We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands‑on role with high ownership, deep technical engagement, and the opportunity to shape first‑generation silicon.

Responsibilities

• Develop and execute verification plans for block‑level, subsystem‑level, and full‑chip environments.
• Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
• Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate.
• Drive constrained‑random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
• Run simulations, triage failures, drive root‑cause analysis, and collaborate with RTL designers to resolve issues.
• Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign‑off.
• Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
• Participate in design reviews, microarchitecture discussions, and influence design‑for‑verification (DFV) best practices.
• Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers to ensure end‑to‑end coverage and test.
• Support silicon bring‑up and post‑silicon validation through test reuse, diagnostics, and debug analysis.
• Participate in ASIC team interviews.
• Drive advancement of DV methodologies and improvements.
• Manage external IP providers and verification partners when needed.
• Take lead on large and/or complex systems.

Qualifications

• B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
• 10+ years of experience in ASIC/SoC verification.
• Solid understanding of SystemVerilog, digital logic, RTL design, DFT, and hardware design and verification flows.
• Proficiency with several simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision), coverage tools, and scripting languages (e.g. Python, Perl, TCL).
• Experience with test planning, UVM‑based testbench development, constrained‑random testing, functional coverage, and SystemVerilog assertions.
• Experience with regression management, coverage analysis, revision control (e.g. Git), CI/CD automation, and gate‑level simulation.
• Experience with developing and integrating reference models.
• Experience with embedded processor‑based designs and firmware/bare‑metal coding (e.g. C, C++).
• Understanding of many industry‑standard interfaces (e.g. APB/AHB/AXI).
• Involvement in post‑silicon validation planning and execution.

Nice to Have

• Experience with low power verification.
• Experience with analog behavioral models.
• Familiarity with physical design flows.
• Experience working in cross‑functional, geographically distributed teams.
• Experience in space, telecom, or RF/digital mixed systems is a plus.

Compensation and Benefits

• Base salary range for this role is $190,000 – $285,000 + equity in the company.
• Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level.
• Comprehensive benefits package including paid time off, medical/dental/vision coverage, life insurance, paid parental leave, and many other perks.

Equal Opportunity & Minor Legally Required Statements

If you need a reasonable accommodation as part of your application for employment or interviews with us, please let us know.

Export Compliance: As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/ asylees, American Samoans). Please consult with a knowledgeable advisor if you are unsure whether you are a “U.S. Person.” The person hired for this role will have access to information and items controlled by U.S. export control regulations, including the export control regulations outlined in the International Traffic in Arms Regulation (ITAR). The person hired for this role must therefore either be a “U.S. person” as defined by 22 C.F.R. § 120.15 or otherwise eligible for a federally issued export control license.

K2 Space is an Equal Opportunity Employer; employment with K2 Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.