Principal ASIC Design

Fortinet

Sunnyvale (CA)

Presencial

USD 192 000 - 270 000

Tempo integral

14 dias+

Uma candidatura completa num minuto

Currículo e carta de apresentação personalizados, prontos a enviar.

Ultrapassa os filtros ATS

Vantagens oferecidas por esta oferta de emprego

Medical insurance
Dental insurance
Vision insurance
Life & Disability Insurance
401(k)
11 paid holidays
Vacation time
Sick time
Comprehensive leave program

Resumo da oferta

Fortinet in Sunnyvale seeks an experienced ASIC Designer to join its R&D team and accelerate FortiASIC technology for high-performance security systems.

You will work from specification through RTL implementation, lead IP integration, and verify chip-level RTL design. The role requires deep knowledge of SystemVerilog/UVM, AI/LLM accelerators, and collaboration with cross-functional teams in a fast-paced environment.

Qualificações

  • Proven experience in high-performance ASIC/processor design.
  • Strong background in SystemVerilog and UVM verification.
  • Hands-on Verilog/SystemVerilog coding, synthesis, and verification.
  • Experience with AI/LLM accelerator or NPU design.

Responsabilidades

  • Micro-Architecture: define and refine micro-architecture of FortiASICs.
  • Verification & Coverage: review test plans, perform coverage analysis, run full-chip simulations.
  • RTL & Design Implementation: implement using SystemVerilog/Verilog, conduct lint/CDC reviews, synthesis, timing analysis, IP integration.
  • Physical Design & PPA: verify constraints, optimize placement and routing, close timing, optimize PPA.
  • FPGA Prototyping: emulate and prototype designs on FPGAs for full validation.
  • Bring-Up & Support: participate in system/board bring-up and post-silicon debugging.
  • Execution & Collaboration: self-starter with strong cross-functional teamwork.

Conhecimentos

Verilog/SystemVerilog HDL
UVM verification
AI/LLM accelerator
NPU design

Formação académica

B.S./M.S. in EE/CE/CS

Descrição da oferta de emprego

Fortinet is looking for a passionate ASIC Designer to join our R&D team! As a key member of Fortinet's ASIC design group, you will help architect and design our next-generation FortiASIC technology to accelerate the world's most powerful network security systems.

This role involves working on cutting-edge, high-performance ASIC design from initial specification through RTL implementation. You will play a leading role in developing next-generation AI powered network processing ASIC architecture, performing IP integration, and delivering chip-level RTL design and verification. The ideal candidate is self-motivated, thrives in fast-paced environments with challenging schedules, and possesses a strong technical foundation across all phases of the ASIC design lifecycle-including RTL design, chip-level verification, coverage analysis, and Static Timing Analysis (STA). Deep knowledge of computer networking, machine learning, LLM acceleration, and ASIC design methodologies is essential.

Job Responsibilities
  • Micro-Architecture: Collaborate with the architecture team to define and refine the micro-architecture of next-generation FortiASICs.
  • Verification & Coverage: Partner with Design Verification (DV) teams to review test plans, perform coverage analysis, and execute full-chip simulations.
  • RTL & Design Implementation: Implement designs using SystemVerilog/Verilog HDL, conduct Lint/CDC reviews, perform logic synthesis, execute timing analysis, and manage IP integration.
  • Physical Design & PPA: Work with physical design teams to verify constraints, optimize placement and routing, close timing, and achieve optimal Power, Performance, and Area (PPA).
  • FPGA Prototyping: Emulate and prototype designs using FPGAs to execute complete debug and validation cycles.
  • Bring-Up & Support: Participate in system/board-level bring-up, post-silicon debugging, and ongoing technical support.
  • Execution & Collaboration: Act as a self-starter who manages time effectively while collaborating with a diverse, cross-functional engineering team.
Qualifications & Experience
  • 8+ years of experience in high-performance networking or processor design.
  • Proven track record of taking complex ASIC/FPGA designs from initial concept to mass production.
  • Hands-on expertise in Verilog / SystemVerilog HDL coding, synthesis, and design verification.
  • In-depth experience across the entire high-performance ASIC development lifecycle-from specification drafting through system bring-up.
  • Strong understanding of SystemVerilog and UVM verification methodologies.
  • Strong background in AI/LLM accelerator or NPU (Neural Processing Unit) design.
  • Strong problem-solving skills, attention to detail, and a collaborative mindset with strong written and verbal communication skills.
Preferred Qualifications:
  • Experience with Altera (Intel) / AMD Xilinx FPGA architectures, EDA tools, and IP portfolios.
  • Deep understanding of Ethernet protocols and the TCP/IP networking stack.
  • Experience in microprocessor architecture, programmable logic design, or custom domain-specific accelerators.
Educational Requirements
  • B.S. or M.S. in Electrical Engineering (EE), Computer Engineering (CE), Computer Science (CS), or a related technical field.

Must be authorized to work in the U.S. without sponsorship.

The US base salary range for this full-time position is $192,000-$270,000.

  • medical
  • dental
  • vision
  • life and disability insurance
  • 401(k)
  • 11 paid holidays
  • vacation time
  • sick time
  • comprehensive leave program

Wage ranges are based on various factors, including the labour market, job type, and job level. Exact salary offers will be determined by factors such as the candidate's subject knowledge, skill level, qualifications, experience, and geographic location.

All roles are eligible to participate in the Fortinet equity program. Bonus eligibility is reviewed at the time of hire and annually at the Company's discretion.

Why Join Us:

We encourage candidates from all backgrounds and identities to apply. We offer a supportive work environment and a competitive Total Rewards package to support you with your overall health and financial well-being.

Embark on a challenging, enjoyable, and rewarding career journey with Fortinet. Join us in bringing solutions that make a meaningful and lasting impact to our 890,000+ customers around the globe.

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

Principal ASIC Design Engineer
Principal ASIC Design Engineer

Perception Point • Sunnyvale (CA)

Presencial
USD 192 000 - 235 000
Medical Insurance
Dental Insurance
Vision Insurance
+4
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Palo Alto Networks • California

Presencial
USD 156 000 - 253 000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Palo Alto Networks • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Palo Alto Networks, Inc. • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Principal ASIC Designer – AI/LLM Accelerator, Equity Eligible
Principal ASIC Designer – AI/LLM Accelerator, Equity Eligible

Perception Point • Sunnyvale (CA)

Presencial
USD 192 000 - 235 000
Medical Insurance
Dental Insurance
Vision Insurance
+4
Senior ASIC Design Lead: AI/LLM Networking Processor
Senior ASIC Design Lead: AI/LLM Networking Processor

Fortinet • Sunnyvale (CA)

Presencial
USD 192 000 - 270 000
Medical insurance
Dental insurance
Vision insurance
+6
Sr FPGA Design Engineer (NetSec)
Sr FPGA Design Engineer (NetSec)

Jobs Paloaltonetworks • California

Presencial
USD 156 000 - 253 000
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

Palo Alto Networks, Inc. • Santa Clara (CA)

Presencial
USD 106 000 - 172 000
Senior ASIC Silicon Validation Engineer (NetSec)
Senior ASIC Silicon Validation Engineer (NetSec)

Palo Alto Networks • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Sr FPGA Design Engineer (NetSec)
Sr FPGA Design Engineer (NetSec)

Palo Alto Networks • California

Presencial
USD 156 000 - 253 000