#Post-Silicon Validation Engineer

Qualcomm

San Diego (CA)

On-site

USD 99,000 - 148,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. seeks a highly capable Junior/Senior Emulation Engineer to support ASIC/FPGA design validation. You will develop emulation environments, port RTL to Palladium, Veloce, or FPGA prototyping, and collaborate across RTL, verification, and software teams for early co-validation.

The role emphasizes SystemVerilog, C/C++, Linux, and Python skills, with AI-assisted tools to speed up debugging and analysis. Onsite in San Diego, CA.

Qualifications

  • Bachelor's or Master's in Electrical/Computer Engineering, CS or related field.
  • 0-2+ years of ASIC verification, FPGA prototyping, or hardware emulation.
  • Strong SystemVerilog, C/C++, Linux, and Python skills.

Responsibilities

  • Develop, deploy, and maintain ASIC/FPGA emulation environments for complex SoC designs.
  • Port RTL designs to Palladium, Veloce, or FPGA prototyping platforms.
  • Collaborate with RTL, verification, architecture, and software teams for early co-validation.
  • Develop testbenches, transactors, and verification infra using SystemVerilog and C/C++.
  • Create Python automation to boost regression and debugging efficiency.
  • Apply AI-assisted tools to accelerate verification and data analysis.

Skills

SystemVerilog
C/C++
Linux
Python
ASIC Emulation
FPGA Prototyping
SoC Verification
Hardware/Software Co-Validation
Debug & Root Cause Analysis
AI-Assisted Tools
Automation & Scripting
Cross-Functional Collaboration

Education

Bachelor's degree in Science, Engineering, or related field

Tools

Cadence Palladium
Protium
Siemens Veloce
Synopsys ZeBu

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

This position is not eligible for Qualcomm immigration sponsorship.

Job Title

Post-Silicon Validation Engineer

Location

San Diego, CA (Onsite)

Job Summary

We are seeking a highly motivated and experienced Junior/Senior Emulation Engineer to support the development and validation of complex ASIC and FPGA-based designs. The ideal candidate will have a strong background in hardware emulation, RTL verification, system-level debugging, and software-hardware co-validation. Experience leveraging AI-driven productivity tools and automation techniques for design verification and debug is highly desirable.

Key Responsibilities
  • Develop, deploy, and maintain ASIC/FPGA emulation environments for complex SoC designs.
  • Port RTL designs onto industry-standard emulation platforms such as Cadence Palladium, Siemens Veloce, or FPGA prototyping systems.
  • Work closely with RTL, verification, architecture, and software teams to enable early hardware/software co-validation.
  • Develop testbenches, transactors, and verification infrastructure using SystemVerilog and C/C++.
  • Analyze and debug functional, performance, and system-level issues in emulation environments.
  • Create automation scripts and workflows using Python to improve productivity, regression execution, and debug efficiency.
  • Collaborate with design teams to optimize designs for emulation performance and resource utilization.
  • Develop methodologies for waveform analysis, signal tracing, and failure root-cause identification.
  • Apply AI-assisted tools and techniques to accelerate verification, debug, data analysis, and engineering productivity.
  • Generate technical documentation and present findings to cross-functional teams and leadership.
Required Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • 0-2+ years of experience in ASIC verification, FPGA prototyping, or hardware emulation.
  • Strong expertise in:
    • SystemVerilog
    • C/C++
    • Linux environment and shell scripting
    • Python programming
    • ASIC and FPGA Emulation platforms
  • Experience with RTL debugging, waveform analysis, and design verification methodologies.
  • Knowledge of SoC architectures, bus protocols, and hardware/software interactions.
  • Strong analytical and problem-solving skills.
Preferred Qualifications
  • Experience with Cadence Palladium, Protium, Siemens Veloce, or Synopsys ZeBu platforms.
  • Familiarity with FPGA implementation flows using Xilinx or Intel FPGAs.
  • Exposure to AI/ML technologies and AI-powered engineering tools.
  • Knowledge of PCIe, CXL, DDR, Ethernet, or other high-speed interfaces.
  • Experience with cloud-based compute environments and large-scale regression management.
Desired Skills
  • SystemVerilog
  • C/C++
  • Linux
  • Python
  • ASIC Emulation
  • FPGA Prototyping
  • SoC Verification
  • Hardware/Software Co-Validation
  • Debug and Root Cause Analysis
  • AI-Assisted Engineering Tools
  • Automation and Scripting
  • Cross-Functional Collaboration
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field.
Equal Opportunity / Disability Accommodation

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer Statement

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Pay range and Other Compensation & Benefits

$98,500.00 - $147,700.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

PST Validation Engineer
PST Validation Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package
Emulation Methodology Engineer
Emulation Methodology Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Potential RSU grants
Comprehensive benefits package
Emulation Engineer / Emulation Platform Engineer
Emulation Engineer / Emulation Platform Engineer

Qualcomm • Austin (TX)

On-site
USD 154,000 - 231,000
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Comprehensive benefits package
San Diego, California, United States of America ASICS Engineering
San Diego, California, United States of America ASICS Engineering

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 116,000 - 173,000
GPU Validation and Emulation Engineer, Senior
GPU Validation and Emulation Engineer, Senior

Qualcomm • San Diego (CA)

On-site
USD 133,000 - 201,000
Emulation & Post-Silicon Validation Engineer (ASIC/FPGA)
Emulation & Post-Silicon Validation Engineer (ASIC/FPGA)

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
SoC Systems & Infrastructure Engineer (Design • Validation • Debug • FPGA • Emulation • Software)
SoC Systems & Infrastructure Engineer (Design • Validation • Debug • FPGA • Emulation • Software)

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
SOC Design Verification Engineer
SOC Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
ASIC Design Engineer
ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Mixed Signal Design Verification Engineer
Mixed Signal Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000