Physical Design Engineer, Principal

Anysilicon

Tempe (AZ)

Hybride

USD 120 000 - 180 000

Plein temps

Il y a 36 heures
Soyez parmi les premiers à postuler

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

Qualcomm Technologies, Inc. is seeking an experienced ASIC Engineer to join our Engineering Group in Tempe, Arizona.

The role involves defining, modeling, designing, optimizing, verifying, implementing, and documenting IP development for high-performance, low-power products. You will collaborate with cross-functional teams to ensure successful product execution and contribute to next-generation technologies.

Qualifications

  • Bachelor's degree in Science or Engineering with 8+ years of ASIC experience, or equivalent advanced degree.
  • Experience in ASIC design, verification, and integration across IP/SoC.
  • Familiarity with high-level design to physical implementation flow.

Responsabilités

  • Define, model, design, verify, validate, implement and document IP/SoC development.
  • Create advanced architectures, circuit specs, logic designs, and system simulations.
  • Collaborate with cross-functional teams to meet system requirements and customer needs.
  • Serve as expert for the flow from high-level design to synthesis, place and route, timing.
  • Use EDA tools (RTL-to-GDS, Virtuoso) for architecture and design of blocks/SoC.
  • Write and review detailed technical documentation for ASIC projects.

Connaissances

Expertise in ASIC design and verif.
Architecture and design tools
Scripting languages & programming
Strong communication

Formation

Bachelor's degree in Science/Engineering
Master's degree in relevant field
PhD in relevant field

Outils

RTL to GDS Flow
Virtuoso
EDA tools

Description du poste

Qualcomm Technologies, Inc. is seeking an experienced ASIC Engineer to join its Engineering Group. The role involves defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP development for high-performance, low-power products. The engineer will collaborate with cross-functional teams to ensure successful product execution and contribute to the innovation of next-generation technologies.

Responsibilities:

  • Define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development.
  • Create advanced architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Collaborate with representatives across functional teams to develop and execute implementation strategies that meet system requirements and customer needs.
  • Serve as an expert resource for the entire process flow from high-level design to synthesis, place and route, timing, power use, and verification.
  • Utilize tools/applications (e.g., RTL to GDS Flow, Virtuoso) for advanced architecture and design of complex blocks/SoC or IC Packages.
  • Write and review detailed technical documentation for complex EDA/IP/ASIC projects.

Qualifications:

  • Bachelor's degree in Science, Engineering, or related field with 8+ years of relevant experience; OR a Master's degree with 7+ years; OR a PhD with 6+ years of experience in ASIC design, verification, validation, or integration.

Skills:

  • Expertise in ASIC design and verification methods.
  • Proficiency with architecture and design tools.
  • Experience with scripting tools and programming languages.
  • Strong communication skills for conveying complex information and influencing high-level stakeholders.
Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Design Engineer- Sensors
Design Engineer- Sensors

WarmStart Ltd • Santa Clara (CA)

Sur place
USD 120 000 - 150 000
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

QUALCOMM, Inc. • Austin (TX)

Sur place
USD 146 000 - 218 000
Processor ASIC RTL Design Engineer
Processor ASIC RTL Design Engineer

Anysilicon • San Diego (CA), Northern (KY)

Hybride
USD 110 000 - 150 000
Senior ASIC Design & Performance Engineer
Senior ASIC Design & Performance Engineer

QUALCOMM, Inc. • Austin (TX)

Sur place
USD 116 000 - 173 000
Physical Design Engineer
Physical Design Engineer

Qualcomm • San Diego (CA)

Sur place
USD 99 000 - 148 000
Annual bonus program
RSU grants
Comprehensive benefits package
ASIC Design Engineer - IP/SoC Architect
ASIC Design Engineer - IP/SoC Architect

WarmStart Ltd • Santa Clara (CA)

Hybride
USD 120 000 - 150 000
SoC Design and Integration Engineer
SoC Design and Integration Engineer

Anysilicon • San Diego (CA)

Hybride
USD 140 000 - 210 000
SOC Design Verification Engineer-Staff
SOC Design Verification Engineer-Staff

Qualcomm • San Diego (CA)

Sur place
USD 140 000 - 210 000
Competitive bonus program
RSU grants
Excellent benefits package
ASIC Engineer – IP/SoC Design & Verification
ASIC Engineer – IP/SoC Design & Verification

QUALCOMM, Inc. • San Diego (CA)

Sur place
USD 101 000 - 152 000
Staff ASIC Design & Verification Engineer (High-Impact)
Staff ASIC Design & Verification Engineer (High-Impact)

Qualcomm • San Diego (CA)

Sur place
USD 140 000 - 210 000
Competitive bonus program
RSU grants
Excellent benefits package