Physical Design Engineer II (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP

Irvine (CA)

On-site

USD 145,000 - 175,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
Paid vacation and holidays
Employee Stock Purchase Plan

Job summary

A leading aerospace company in Irvine, CA seeks a Physical Design Engineer II to develop cutting-edge ASICs for space and ground infrastructures. The role involves partition synthesis, design methodologies, and collaboration across teams. Candidates should have a Bachelor’s in engineering and 3+ years experience in physical design. A competitive salary ranging from $145,000 to $175,000 per year is offered, along with comprehensive benefits including stock options and a retirement plan.

Qualifications

  • 3+ years of professional experience working on RTL2GDSII physical design and/or physical design flow development.
  • Ability to work extended hours and weekends as needed to meet critical project milestones.

Responsibilities

  • Perform partition synthesis and physical implementation steps.
  • Develop/improve physical design methodologies and automation scripts.
  • Collaborate with the ASIC design team to drive architectural studies.

Skills

RTL2GDSII physical design
Problem-solving skills
Collaboration
EDA tools knowledge
Solid state physics understanding

Education

Bachelor’s degree in electrical engineering, computer engineering or computer science

Tools

Industry standard EDA tools

Job description

Physical Design Engineer II (Silicon Engineering)

Irvine, CA

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world‑class cross‑disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next‑generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network.

Responsibilities
  • Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • Develop/improve physical design methodologies and automation scripts for various implementation steps
  • Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs
  • Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution
  • Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop
Basic Qualifications
  • Bachelor’s degree in electrical engineering, computer engineering or computer science
  • 3+ years of professional experience working on RTL2GDSII physical design and/or physical design flow development
Preferred Skills and Experience
  • Experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms
  • Knowledge of deep sub‑micron FinFET and CMOS solid state physics
  • Understanding of CMOS digital design principles, basic standard cells their functionality, standard cell libraries
  • Understanding of CMOS power dissipation in deep submicron processes leakage/dynamic
  • Familiar with CMOS analog circuit and physical design
  • Basic knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flows
  • Self‑driven individual with a can‑do attitude, willing to learn, and an ability to work in a dynamic group environment
Additional Requirements
  • Ability to work extended hours and weekends as needed to meet critical project milestones
Compensation and Benefits

Pay range: Physical Design Engineer/Level II: $145,000 - $175,000 per year. Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job‑related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package. You may also be eligible for long‑term incentives, in the form of company stock, stock options, or long‑term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long‑term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.

To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful permanent resident, (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX’s affirmative action plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCCompliance@spacex.com.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design Engineer II (Silicon Engineering)
Physical Design Engineer II (Silicon Engineering)

SpaceX • Irvine (CA)

On-site
USD 145,000 - 175,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+1
Physical Design Engineer II (Silicon Engineering)
Physical Design Engineer II (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 155,000 - 185,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 160,000 - 220,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Physical Design Engineer II (Silicon Engineering)
Physical Design Engineer II (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Bastrop (TX)

On-site
USD 100,000 - 120,000
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SpaceX • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
401(k) retirement plan
Comprehensive medical, vision, and dental coverage
Paid parental leave
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

jobr.pro • Austin (TX)

On-site
USD 110,000 - 150,000
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Austin (TX)

On-site
USD 110,000 - 150,000
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Long-term incentives
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
+3
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Future Ventures • Irvine (CA)

On-site
USD 160,000 - 220,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+2