PCIe System Architect/ Principal Engineer-18290

Synopsys Inc

Sunnyvale (CA)

On-site

USD 170,000 - 210,000

Full time

25 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Synopsys Inc in Sunnyvale, CA seeks a seasoned PCIe/CXL System Architecture Specialist to engage directly with customer architects, define PCIe/CXL subsystem configurations, and lead architecture decisions for next‑gen SoCs. You will analyze trade-offs in performance, power and validation, and drive feedback for product planning and roadmap execution.

The role is customer-facing, with responsibilities for architecture closure, deployment readiness, and the creation of technical materials and

Qualifications

  • Bachelor's or Master's degree in Electrical/Electronic Engineering, Computer Engineering or Computer Science.
  • 10+ years experience in PCIe/CXL architecture, SoC integration, silicon validation, systems engineering, applications engineering, or customer-facing technical leadership.
  • Solid understanding of PCIe and/or CXL controller IP, including protocol concepts, configuration, integration, validation, compliance, or interoperability.
  • Good system-level understanding of SoC integration and ability to reason through performance, power, reliability, validation, and software/firmware trade-offs.
  • Experience engaging directly with customer architects, design teams, validation teams, and technical decision-makers.
  • Ability to translate ambiguous customer requirements into clear technical recommendations, product feedback, and closure plans.
  • Strong technical communication skills, including clear written analysis, structured trade-off explanation, and ability to align customer, sales, product, and engineering teams.

Responsibilities

  • Own the technical architecture engagement for PCIe/CXL controller IP with strategic customers, from early platform requirements through architecture closure and initial deployment readiness.
  • Work with customer architects and engineering teams to define suitable PCIe/CXL subsystem configurations for advanced SoC platforms.
  • Analyze system-level trade-offs related to performance, power, reliability, validation, compliance, and interoperability.
  • Translate customer platform requirements and integration constraints into clear feedback for product management, R&D, and roadmap planning.
  • Support technical closure of design wins by providing architecture guidance, configuration recommendations and competitive positioning.
  • Develop reusable technical material, application notes, and customer-facing guidance based on real engagement experience.
  • Train FAEs and customer teams on PCIe/CXL architecture, integration trade-offs, validation expectations, and deployment best practices.

Skills

PCIe/CXL architecture
SoC integration
Systems engineering
Customer-facing leadership

Education

Bachelor/Master in EE/CE/CS

Job description

We Are

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

We Are

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are

You are PCIe/CXL System Architecture Specialist who can work directly with customer architects to close real system-level design decisions.

You are comfortable discussing SoC integration, IP configuration, performance considerations, validation, compliance, and interoperability topics. You can help customers evaluate technical trade-offs and guide them toward practical architecture decisions.

This is a customer-facing technical role. You will help customers integrate PCIe/CXL controller IP into complex SoCs, identify key requirements or gaps, and translate customer feedback into actionable input for Synopsys Product Management, R&D, and roadmap planning.

What You’ll Be Doing
  • Own the technical architecture engagement for PCIe/CXL controller IP with strategic customers, from early platform requirements through architecture closure and initial deployment readiness.
  • Work with customer architects and engineering teams to define suitable PCIe/CXL subsystem configurations for advanced SoC platforms.
  • Analyze system-level trade-offs related to performance, power, reliability, validation, compliance, and interoperability.
  • Translate customer platform requirements and integration constraints into clear feedback for Synopsys Product Management, R&D, and roadmap planning.
  • Support technical closure of design wins by providing architecture guidance, configuration recommendations and competitive positioning.
  • Develop reusable technical material, application notes, and customer-facing guidance based on real engagement experience.
  • Train FAEs and customer teams on PCIe/CXL architecture, integration trade-offs, validation expectations, and deployment best practices.
What You’ll Need
  • Bachelors and/or Masters Degree in Electrical and/or Electronic Engineering, Computer Engineering or Computer Science
  • 10+ years of experience in PCIe/CXL architecture, SoC integration, silicon validation, systems engineering, applications engineering, or customer-facing technical leadership.
  • Solid understanding of PCIe and/or CXL controller IP, including protocol concepts, configuration, integration, validation, compliance, or interoperability.
  • Good system-level understanding of SoC integration and ability to reason through performance, power, reliability, validation, and software/firmware trade-offs.
  • Experience engaging directly with customer architects, design teams, validation teams, and technical decision-makers.
  • Ability to translate ambiguous customer requirements into clear technical recommendations, product feedback, and closure plans.
  • Strong technical communication skills, including clear written analysis, structured trade-off explanation, and ability to align customer, sales, product, and engineering teams.
The Impact You Will Have
  • Improve the quality of PCIe/CXL design wins by ensuring customer architectures are technically sound before commitment.
  • Strengthen Synopsys PCIe/CXL roadmap by feeding real customer system requirements into product planning and R&D execution.
  • Reduce customer integration risk by identifying architecture, firmware, validation, compliance, and interoperability issues early.
  • Help establish Synopsys as a trusted technical partner for next-generation AI, HPC, storage, networking, and CXL-enabled platforms.
Nice to Have
  • Experience with Linux, firmware bring-up, or software-driven debug of PCIe/CXL subsystems.
  • Familiarity with advanced SoC architectures used in AI, HPC, storage, networking, or compute platforms.
  • Participation in PCI-SIG, CXL Consortium, or related ecosystem/standards activities.
  • Knowledge of advanced topics such as coherency, virtualization, RAS, memory expansion, or CXL-based platform architectures.
The Team You’ll be a Part Of

You will be part of our IP high-performance computing applications engineering team, a group of dedicated professionals who are passionate about technology and innovation. The team focuses on helping customers integrate more capabilities into SoCs faster, working collaboratively across geographic and organizational boundaries to drive revenue growth and accelerate business closure.

Rewards And Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Inclusion and Diversity

Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior PCIe/CXL Systems Architect
Senior PCIe/CXL Systems Architect

Synopsys Inc • Sunnyvale (CA)

On-site
USD 170,000 - 210,000
Interface IP, Applications Principal Engineer - 18153
Interface IP, Applications Principal Engineer - 18153

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Pre-Silicon Verification Engineer (HPC IP) - 15149
Pre-Silicon Verification Engineer (HPC IP) - 15149

Synopsys, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Principal PCIe Subsystem RTL lead
Principal PCIe Subsystem RTL lead

TylSemi, Inc. • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Digital Design Architect HPC IP - 18388
Digital Design Architect HPC IP - 18388

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Health benefits
Professional development
Architect, Applications Engineering
Architect, Applications Engineering

Synopsys • Mountain View (CA)

On-site
USD 180,000 - 240,000
Architect - FPGA Design, AXI/ UCIe Protocol
Architect - FPGA Design, AXI/ UCIe Protocol

Synopsys Inc • Sunnyvale (CA)

On-site
USD 140,000 - 180,000
Comprehensive health benefits
Wellness programs
Financial benefits
Interface IP Verification Engineer (Pre-Silicon) - 18381
Interface IP Verification Engineer (Pre-Silicon) - 18381

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 180,000
High Speed Interface Protocols, Principal AE
High Speed Interface Protocols, Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 123,200 - 228,800
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Sr. Staff/Principal PCIE Subsystem Architect
Sr. Staff/Principal PCIE Subsystem Architect

Qualcomm • Santa Clara (CA)

On-site
USD 164,000 - 265,000