Microarchitecture and Design Engineer - AI SoC

Intel Corporation

Santa Clara (CA)

On-site

USD 164,000 - 312,000

Full time

4 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Intel is seeking an experienced engineer to contribute to RTL design and microarchitecture of next-generation SoCs in Santa Clara. The role focuses on logic design, verification, and secure development within a fast-paced hardware environment.

The candidate will collaborate with IP teams to ensure integrated IP quality and drive handoff across the design flow, with an emphasis on timing, power, and performance targets.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.

Responsibilities

  • Develop logic design, RTL coding, and simulation for SoC designs.

Skills

SystemVerilog
RTL design
SoC architecture
Power/Performance/Area optimization
Timing convergence
Clock Domain Crossing
Secure development
Quality assurance
Cross-functional communication

Education

Bachelor's degree in Electrical Engineering / Computer Engineering / Computer Science
Master's degree
PhD

Job description

Job Details: Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful. Join Intel's AI Revolution Intel's AI SoC organization develops cutting-edge products powering a wide range of AI applications, from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role. Join us to shape the future of AI hardware. This role is at the heart of Intel's product development process, combining technical expertise, creative problem-solving, and disciplined execution. By joining our team, you will contribute to the design and development of next-generation technologies that power the future of computing, enabling transformative experiences for billions of users worldwide. This is your opportunity to work alongside some of the brightest minds in the industry, leveraging innovative methodologies to overcome challenging design problems and shaping the future of technology.

Key Responsibilities
  • Develop logic design, RTL coding, and simulation for SoC designs.
  • Define and implement architecture and microarchitecture features for logic blocks.
  • Perform quality checks across RTL, timing, power, and design integrity to meet performance goals.
  • Optimize RTL logic to ensure compliance with power, performance, area, and timing targets.
  • Collaborate with IP providers to integrate and validate IPs at the SoC level.
  • Review and contribute to verification plans and ensure design features are comprehensively tested.
  • Identify and resolve RTL test failures to ensure feature correctness.
  • Employ secure development practices to address security objectives and threats in the design.
  • Drive quality assurance compliance for seamless IP and SoC handoff throughout the design flow.
Qualifications

Minimum Qualifications:

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 9+ years of experience with a Bachelor’s degree, 6+ years with a Master’s degree, or 5+ years with a PhD.
  • Expertise in microarchitecture, RTL design, coding, and simulation using SystemVerilog.
  • Strong knowledge of system-level design principles, including power, performance, and area optimization.
  • Demonstrated experience with timing/power convergence methodologies and tools.

Preferred Qualifications:

  • Experience with SoC architecture and SoC microarchitecture.
  • Proficiency in clock domain crossing analysis and implementation techniques.
  • Hands-on experience with quality assurance practices and secure development in logic design.
  • Proven ability to effectively communicate across multidisciplinary teams.
  • Track record of disciplined execution and delivering high-quality designs under tight deadlines.
  • Experience in driving innovative solutions to complex design challenges.
  • Passion for continuous learning and staying current with advancements in SoC design methodologies and technologies.

Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, California, Folsom Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $164,470.00-311,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role This role will require an on-site presence.

Intel’s official careers website.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Silicon SoC Architect
Silicon SoC Architect

Intel • San Jose (CA)

On-site
USD 221,000 - 361,000
RTL Design Engineer
RTL Design Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 91,000 - 173,000
14 paid holidays per year
Three weeks paid vacation
Four-week sabbatical every four years
+2
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

On-site
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2
RTL Design Engineer
RTL Design Engineer

Intel • Hillsboro (OR)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks paid vacation
4-week sabbatical every four years
+2
RTL Design Engineer
RTL Design Engineer

Intel • Austin (TX)

Hybrid
USD 91,000 - 173,000
Health benefits
Stock purchase plan
Hybrid work model
RTL Design Engineer
RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks vacation
Sabbatical every 4 years
+2
RTL Design Engineer
RTL Design Engineer

Intel Corporation • Austin (TX), Northern (KY)

On-site
USD 91,000 - 173,000
Amazing Benefits
Health insurance
Dental insurance
+4
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Austin (TX)

Hybrid
USD 142,000 - 269,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Health benefits