RTL Design Engineer

Intel

Austin (TX)

Hybrid

USD 91,000 - 173,000

Full time

41 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health benefits
Stock purchase plan
Hybrid work model

Job summary

Intel seeks a CPU Logic Design Engineer to shape next-generation CPUs through RTL design, architecture refinement, and verification. You will collaborate in a cross-functional team to optimize performance, power, and area while ensuring the design meets timing and integration requirements.

The role emphasizes writing high-quality RTL, documenting microarchitectural specifications, and supporting customers with CPU integration into larger SoCs, with a hybrid work model in the United States.

Qualifications

  • Bachelor's degree in Electrical or Computer Engineering or a relevant STEM field.
  • 3+ months of experience in CPU logic design, computer architecture and/or microprocessors, digital design and RTL coding.
  • Verilog/SystemVerilog and/or VHDL experience.
  • Scripting languages such as Python, Perl, TCL.

Responsibilities

  • Develop RTL coding for CPU components, such as cell libraries, functional units, and CPU IP blocks.
  • Define architecture and microarchitecture features to optimize performance, power, and area.
  • Write RTL and optimize for power, performance, area, and timing while maintaining design integrity.
  • Review and refine verification plans and tests to ensure correct implementation of features.
  • Resolve failing RTL tests and implement corrective measures to meet design specifications.
  • Document MAS specifications for CPU features and ensure alignment with project goals.
  • Support SoC customers to enable seamless integration of the CPU block into larger designs.

Skills

CPU Logic Design
Computer Architecture
RTL coding
Verilog/SystemVerilog
Scripting languages

Education

Bachelor's degree in Electrical or Computer Engineering

Job description

Job Details

Job Description:

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone. Want to learn more? Visit our YouTube Channel or the link below.

Life at Intel

As a CPU Logic Design Engineer, you will play a critical role in shaping Intel's next-generation, high-performance microprocessors. Leveraging your technical expertise, you will contribute to the design, development, and optimization of CPUs that drive innovative computing solutions across various industries. By developing cutting-edge logic designs and collaborating with a dynamic, cross-functional team, you will help Intel deliver world-class processors that meet the demands of modern computing applications, including energy-efficient performance and advanced functionality. Your work will directly impact Intel's mission to create world-changing technology and enrich the lives of every person on earth.

Key Responsibilities
  • Develop logic design and register transfer level (RTL) coding for CPU components, such as cell libraries, functional units, and CPU IP blocks.
  • Participate actively in defining architecture and microarchitecture features to optimize CPU performance, power, and area.
  • Write RTL and employ strategies to meet power, performance, area, and timing goals while ensuring design integrity and readiness for physical implementation.
  • Review and refine verification plans and tests to ensure correct implementation of design features.
  • Resolve failing RTL tests and implement corrective measures to meet design specifications.
  • Document microarchitectural specifications (MAS) for CPU features and ensure their alignment with project goals.
  • Support SoC customers to achieve seamless integration of the CPU block into larger designs.

A highly qualified candidate will exhibit the following behavior traits:

  • Demonstrated written and oral communication skills, particularly to an executive audience
  • Skilled at presenting complex information in a simple form.
  • Willingness to thrive in high stress, ambiguous environments, to climb very steep learning curves and rapidly distinguish what is important from what is not important.
For information on Intel’s immigration sponsorship guidelines, please see
Intel U.S. Immigration Sponsorship Information
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

What We Need To See (Minimum Qualifications)
  • The candidate must have a Bachelor’s Degree in Electrical or Computer Engineering or any relevant STEM related degree.
  • 3+ months of experience in each the following areas (experience may be gained through coursework or Internship and MUST be included on your resume as coursework or project / internship experience):
  • CPU Logic Design
  • Computer Architecture and / or Microprocessors
  • Digital design and /or RTL coding
  • Verilog/System Verilog and/or VHDL
  • Scripting languages (such as Python, Perl, TCL)
How To Stand Out (Preferred Qualifications)
  • Master's Degree or PhD in Electrical or Computer Engineering or related STEM degree and 1+ years’ experience.
  • Knowledge of energy-efficient and low-power logic design techniques, including optimization for high-frequency applications.
  • Familiarity with software tools and methodologies used in RTL design, verification, and simulation.
  • Experience in floating point units, branch prediction, cache design, RISC-V)
  • Understanding of Intel Architecture ISA and system architecture, including x86 assembly language.
  • Experience in high-speed circuit design and optimization for datapath circuits and arrays.
  • Knowledge of circuit planning, timing convergence, and other advanced design techniques.
  • Strong collaboration, communication, and problem-solving skills, with the ability to work effectively in a team environment.
Amazing Benefits!

Here at Intel, we invest in our people. Beyond health, dental, and retirement benefits, Intel’s benefits package includes 14 paid holidays per calendar year, three weeks of paid vacation, and four-week paid sabbatical every four years of employment. Intel also offers employees five bonuses per year dependent on overall company and personal performance, and an employee stock purchase program. Find more information about our Amazing Benefits here: https://jobs.intel.com/benefits

Shift

Job Type:

Shift 1 (United States of America)

Primary Location:

US, Texas, Austin

Additional Locations:

US, Arizona, Phoenix, US, Oregon, Hillsboro

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $91,150.00 - 172,860.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design Engineer
RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks vacation
Sabbatical every 4 years
+2
RTL Design Engineer
RTL Design Engineer

Intel • Hillsboro (OR)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks paid vacation
4-week sabbatical every four years
+2
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Hillsboro (OR)

On-site
USD 164,000 - 312,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Health benefits
RTL Design Engineer
RTL Design Engineer

Intel Corporation • Austin (TX), Northern (KY)

Hybrid
USD 91,000 - 173,000
Amazing Benefits
Health insurance
Dental insurance
+4
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

Hybrid
USD 164,000 - 233,000
Competitive pay
Stock bonuses
Health benefits
+2
Senior CPU Front End Methodology Engineer
Senior CPU Front End Methodology Engineer

Intel Corporation • Austin (TX)

On-site
USD 164,000 - 312,000
SoC Logic Design Engineer
SoC Logic Design Engineer

Intel • Austin (TX)

Hybrid
USD 141,000 - 201,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior CPU Front End Methodology Engineer
Senior CPU Front End Methodology Engineer

Intel • Hillsboro (OR)

On-site
USD 164,000 - 312,000
Senior CPU Front End Methodology Engineer
Senior CPU Front End Methodology Engineer

Intel • Phoenix (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1