Memory Compiler Architect - 15954

Synopsys Inc

Sunnyvale (CA)

On-site

USD 180,000 - 260,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health benefits
Total rewards package

Job summary

Synopsys Inc invites a senior memory architect to design, develop, and evaluate physical IP—memory compilers (SRAM/RF/ROM/TCAM). You will optimize memory architecture, improve PPA, and collaborate cross-functionally to align with business goals.

You will mentor teammates, drive technical direction, and tackle complex engineering challenges in a dynamic environment within the memory IP team.

Qualifications

  • 15+ years of experience in memory architecture and analog circuit design including schematic capture and functional verification.
  • Significant experience in memory compiler flow.
  • Proficiency in Python and Hspice/XA.
  • Familiarity with industry standard verification tools for design and signoff flows.

Responsibilities

  • Design, develop, and evaluate memory compiler IP (SRAM/RF/ROM/TCAM).
  • Optimize memory architecture for best-in-class PPA and verification workflows.
  • Collaborate with cross-functional teams to align deliverables with business goals.
  • Contribute to technical direction and problem-solving within the engineering group.
  • Mentor teammates and support technical growth.

Skills

Memory architecture
Embedded memory design
Python
Hspice/XA
Functional verification
Cross-functional collaboration

Education

Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or related field

Tools

Industry standard verification tools

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. Memory Compilers IP | Synopsys

You Are:

You are a highly skilled engineer with over 15 years of experience in memory architecture and analog circuit design including schematic capture and functional verification. You excel in dynamic environments, leveraging your deep expertise in circuit design, memory compiler flow, Python and Hspice/XA to deliver innovative, high-quality solutions. Your strategic mindset and technical acumen allow you to solve complex engineering challenges and collaborate effectively across multiple functional areas. You are passionate about advancing technology and consistently push the boundaries of what is possible in engineering, serving as a mentor and leader within your team.

What You’ll Be Doing:
  • Designing, developing, and evaluating physical IP—Memory compilers (SRAM/RF/ROM/TCAM etc.).
  • Applying expertise in circuit design, memory architecture optimization for best-in-class PPA and industry standard verification tools to optimize workflows and enhance design efficiency.
  • Collaborating with cross-functional teams to align project deliverables with business objectives.
  • Contributing to the technical direction and problem-solving efforts within the engineering group.
  • Sharing knowledge and supporting the professional growth of team members through technical mentorship.
The Impact You Will Have:
  • Advance our product portfolio with innovative solutions addressing market demands.
  • Improve the efficiency and effectiveness of engineering development workflows.
  • Solve complex engineering challenges, contributing to successful project outcomes.
  • Support the growth and technical development of colleagues through guidance and collaboration.
  • Contribute to Synopsys’ success by delivering high-quality products on schedule.
  • Help foster a culture of innovation and continuous improvement within the engineering team.
What You’ll Need:
  • Bachelor’s or master’s degree in Electrical Engineering, Computer Science, or a related field.
  • 15+ years of experience in embedded memory design (SRAM/RF/ROM/TCAM), including functional verification with industry standard tools.
  • Significant experience in memory compiler flow.
  • Proficiency in Python and Hspice/XA.
  • Familiarity with industry standard verification tools for design and signoff flows.
  • Strong problem-solving and technical skills.
  • Ability to work collaboratively and communicate effectively within and across teams.
Who You Are:
  • An effective communicator who engages and influences stakeholders.
  • A strategic thinker with a passion for innovation.
  • A collaborative professional who thrives in a dynamic, fast-paced environment.
  • A mentor willing to share expertise and support the technical growth of peers.
  • A problem-solver with keen attention to detail.
The Team You’ll Be A Part Of:

You will be part of a dynamic and innovative engineering team at the forefront of high-performance silicon chip and software development. Our team relentlessly pushes technology boundaries, delivering solutions that drive the Era of Pervasive Intelligence. We collaborate closely to ensure our products meet the highest standards of quality and performance.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non‑monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Memory Compiler Architect | Lead High-Performance IP
Senior Memory Compiler Architect | Lead High-Performance IP

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 260,000
Health benefits
Total rewards package
Memory Silicon Validation Engineer
Memory Silicon Validation Engineer

Broadcom • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant and annual equity awards
401(k) with company match
+3
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Broadcom • Mendota Heights (MN)

On-site
USD 91,000 - 146,000
Discretionary annual bonus
Equity plan
Medical/dental/vision benefits
Engineering Architect (Analog Mixed-Signal Architect) - 15195
Engineering Architect (Analog Mixed-Signal Architect) - 15195

Synopsys Inc • Boxborough (MA)

On-site
USD 130,000 - 160,000
Comprehensive health benefits
Wellness programs
Financial benefits
Future Opportunity: Senior Memory Design Engineer (SRAM/Compiler Focus)(7367)
Future Opportunity: Senior Memory Design Engineer (SRAM/Compiler Focus)(7367)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

Hybrid
USD 180,000 - 240,000
Memory PHY Architect
Memory PHY Architect

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Comprehensive health benefits
Wellness programs
Financial benefits
SRAM/ROM Circuit Design Engineer
SRAM/ROM Circuit Design Engineer

NXP Semiconductors • Austin (TX)

On-site
USD 170,000 - 230,000
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Santa Clara (CA)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health benefits
+2
Director, Circuit Design (Memory)
Director, Circuit Design (Memory)

SBT • San Francisco (CA)

On-site
USD 180,000 - 280,000
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health, retirement, and vacation benefits