Lead DFT Engineer

EnCharge AI, Inc.

United States

Remote

USD 200,000 - 250,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

EnCharge AI, Inc. seeks a Lead DFT Engineer to architect and drive testing strategies for edge-to-cloud SoCs.

You will shape DFT architecture, lead IST/POST initiatives, and coordinate with Design, Physical Design, and Yield teams to ensure high test coverage with minimal area and power impact. The role requires 12+ years in DFT, leadership experience, and expertise in MBIST, SCAN, IJTAG, and boundary scan, with FinFET experience (7nm+).

Qualifications

  • 12+ years in DFT with leadership experience.
  • Bachelor’s degree in a related field.
  • Deep expertise in MBIST, SCAN, IJTAG, and boundary scan.
  • Proven track record with FinFET nodes (7nm or below).
  • Experience managing DFT in multi-voltage designs for edge deployments.

Responsibilities

  • Define and implement end-to-end DFT architecture for complex SoCs.
  • Develop IST and POST strategies for chip health in remote data centers.
  • Oversee scan insertion, ATPG, and Memory/Logic BIST processes.
  • Collaborate with Design, Physical Design, and Yield teams to optimize coverage and power impact.
  • Lead bring-up and debug on ATE to root-cause failures and optimize test time.

Skills

DFT leadership
IST/POST testing
ATPG (Stuck-at, Transition, Path Delay
MBIST
Boundary scan

Education

Bachelor’s degree in a related field

Tools

Synopsys TestMAX
Siemens/Mentor Tessent
Cadence Modus
Memory/Logic Test

Job description

EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

Lead DFT Engineer
Job Description

Developing silicon for edge-to-cloud computing isn’t just about speed; it’s about balancing high-performance data processing with extreme power efficiency and reliability in remote environments.

As the Design for Test (DFT) Lead, you will be the architect of our testing strategy, ensuring our data center chips are flawlessly manufacturable and resilient enough for edge deployment.

Key Responsibilities

Architectural Leadership: Define and implement the end-to-end DFT architecture for complex SoCs, including Hierarchical DFT, Scan compression, Boundary Scan and MBIST.

Edge-Specific Reliability: Develop strategies for In-System Test (IST) and power-on self-test (POST) to ensure chip health in remote edge data centers.

Implementation & Flow: Oversee scan insertion, ATPG (Stuck-at, Transition, Path Delay), and Memory/Logic BIST.

Cross-Functional Synergy: Collaborate with Design, Physical Design, and Yield teams to ensure high test coverage while minimizing area overhead and power impact as well as timing analysis.

Post-Silicon Validation: Lead the bring-up and debug phase on ATE (Automated Test Equipment) to root-cause silicon failures and optimize test time.

Technical Requirements

Experience: 12+ years in DFT, with at least 2 years in a leadership or principal role. Bachelor’s degree in a related field.

Tools: Mastery of industry-standard tools (e.g., Synopsys TestMAX, Siemens/Mentor Tessent, Cadence Modus).

Memory & Logic Test: Deep expertise in MBIST (Memory Built-In Self-Test) with repair capabilities, SCAN, IJTAG (IEEE 1687) and boundary scan (IEEE 1149.1/6).

Advanced Nodes: Proven track record with FinFET nodes (7nm, 5nm, or below).

Low Power: Experience managing DFT in multi-voltage/power-gated designs—crucial for edge efficiency.

EnCharge AI is an equal employment opportunity employer in the United States.

The salary range for this position is $200,000 to $250,0O0 USD/CAN per year.Actual compensation offered will be determined based on job-related knowledge, skills, and experience.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead DFT Architect for Edge AI SoCs
Lead DFT Architect for Edge AI SoCs

EnCharge AI, Inc. • United States

Remote
USD 200,000 - 250,000
AI Silicon, DFT Engineer
AI Silicon, DFT Engineer

Unconventional, Inc. • United States

Remote
USD 180,000 - 290,000
DFT Architect
DFT Architect

Acceler8 Talent • San Francisco (CA)

On-site
USD 275,000 - 300,000
DFT Implementation Lead
DFT Implementation Lead

Eliyan Corporation • San Francisco (CA)

On-site
USD 180,000 - 300,000
Onsite M-F
Excellent benefits
Principal DFT Engineer
Principal DFT Engineer

Fortell Research Inc. • San Francisco (CA)

On-site
USD 160,000 - 300,000
Stock options
Generous benefits package
Test Architecture Engineer (DFT)
Test Architecture Engineer (DFT)

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000
Senior DFT Engineer | DSP & AI Chips | Scan | BIST | ATE Debug
Senior DFT Engineer | DSP & AI Chips | Scan | BIST | ATE Debug

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000
Senior DFT Engineer — AI Hardware & SoC Test
Senior DFT Engineer — AI Hardware & SoC Test

Unconventional AI • United States

Remote
USD 180,000 - 240,000
Best-in-class health benefits
401k matching
Unlimited PTO
+1
Senior DFT Engineer — ASIC/SoC Test & Debug Lead
Senior DFT Engineer — ASIC/SoC Test & Debug Lead

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
Medical, dental, and vision benefits
Housing subsidy of $2,000 per month
Relocation support
+2
DFT Engineer | AI Infrastructure / SoC
DFT Engineer | AI Infrastructure / SoC

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000