Lead Analog IC Design Engineer

Cadence Design Systems, Inc.; San Jose (CA); On-site; USD 119,000 - 221,000; Full time

Job summary

Cadence Design Systems, Inc. in San Jose, California, is seeking a Lead Analog IC Design Engineer to drive the development of analog and mixed-signal circuits from concept to verification, ensuring customer specifications are met.

The role requires expertise in CMOS SerDes, high-speed I/O, and strong knowledge of jitter and signal integrity, with collaboration across functional teams to deliver robust designs.

Qualifications

• At least three years of experience designing CMOS SerDes or high-speed I/O ICs.
• Experience with SerDes blocks: transmitters/receivers, serializers/deserializers, phase interpolators, PLLs, high-speed clocks, bias circuits, regulators.
• Strong understanding of jitter and signal-equalization techniques.
• Proficiency with CAD tools for circuit simulation, layout, and physical verification.
• Master’s degree or Ph.D. in electrical engineering.
• Strong problem-solving and analog design aptitude.
• Clear written and verbal communication and teamwork.

Responsibilities

• Lead analog IC design from concept to verification to meet customer requirements.
• Collaborate with cross-functional teams to translate specifications into robust circuits.
• Mentor junior designers and lead design reviews.

Skills

CMOS SerDes

Analog layout

Signal integrity

CAD tools

Team collaboration

Communication skills

Education

Master’s or PhD EE

Tools

Cadence tools

Lab testing

Job description

SAN JOSE

Full time

R56535

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Role Overview

The Lead Analog IC Design Engineer is responsible for designing and developing analog and mixed-signal circuits- from initial concept and specification through final verification- to ensure conformance with customer requirements.

Required Qualifications

• At least three years of experience designing and developing CMOS SerDes or high-speed I/O integrated circuits.


• Design experience with most of the following SerDes circuit blocks: Transmitters and receivers, serializers and deserializers, phase interpolators, low-jitter PLLs, high-speed clock-distribution circuits, bias circuits, and voltage regulators.


• Good understanding of jitter and signal-equalization techniques.


• Proficiency with CAD tools for circuit simulation, layout, and physical verification.


• Master’s degree or Ph.D. in electrical engineering.


• Strong problem-solving skills and analog design aptitude.


• Clear written and verbal communication skills.


• Ability to collaborate effectively in a team environment.

Preferred Qualifications

• Working knowledge of common SerDes standards and their electrical requirements.


• Experience with Cadence design tools and laboratory testing.


• Design experience at data rates above 10 Gbps and in process technologies below 28 nm.

The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization.

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.