Junior ASIC Design Engineer: Analog/RF for Extreme Envs

Fermilab

Batavia (IL)

Hybrid

USD 70,800 - 93,200

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, Dental, Vision Accounts
Paid time off
Life insurance
Disability insurance
Retirement benefits
Onsite day care

Job summary

Fermilab in Batavia, Illinois is seeking a Junior ASIC Design Engineer to engage in the design and development of custom instrumentation for extreme radiation environments. You will play a key role in analog and RF ASIC design, using tools like Cadence and working closely in a team environment. A Bachelor's degree in an applicable Engineering discipline is required. The position offers a hybrid work arrangement and a comprehensive benefits package including medical, dental, and retirement benefits.

Qualifications

  • Bachelor's degree in an applicable Engineering discipline from an ABET accredited institution.
  • Familiarity with principles of instrumentation for radiation detection.
  • Experience with industry-standard CAD/EDA design tools.

Responsibilities

  • Perform leading roles in Analog and RF ASIC design projects.
  • Develop design specifications for ASICs.
  • Design circuit networks using schematic entry and layout tools.
  • Model circuit networks in hardware-description languages.
  • Build test benches and carry out circuit simulations.
  • Execute physical and functional circuit verification.

Skills

Analytical engineering calculations
Schematic drawing
Teamwork in design projects
Industry-standard CAD/EDA tools
Instrumentation for radiation detection

Education

Bachelor's degree in Engineering

Tools

Cadence
Synopsys
Mentor

Job description

Fermilab in Batavia, Illinois is seeking a Junior ASIC Design Engineer to engage in the design and development of custom instrumentation for extreme radiation environments. You will play a key role in analog and RF ASIC design, using tools like Cadence and working closely in a team environment. A Bachelor's degree in an applicable Engineering discipline is required. The position offers a hybrid work arrangement and a comprehensive benefits package including medical, dental, and retirement benefits.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Junior ASIC Design Engineer - Analog & RF (Cryogenic)
Junior ASIC Design Engineer - Analog & RF (Cryogenic)

Fermi National Accelerator Laboratory • City of Batavia (NY)

Hybrid
USD 70,800 - 93,200
Medical, Dental, Vision and Flexible Spending Accounts
Paid time off
Life insurance
+3
Jr. ASIC Design Engineer
Jr. ASIC Design Engineer

Fermilab • Batavia (IL)

Hybrid
USD 70,000 - 94,000
Medical, Dental, Vision Accounts
Paid time off
Life insurance
+3
Jr. ASIC Design Engineer
Jr. ASIC Design Engineer

Fermi National Accelerator Laboratory • City of Batavia (NY)

On-site
USD 70,800 - 93,200
Medical, Dental, Vision and Flexible Spending Accounts
Paid time off
Life insurance
+3
Senior ASIC Layout Engineer - RF/Analog (Hybrid, Boulder)
Senior ASIC Layout Engineer - RF/Analog (Hybrid, Boulder)

Akkodis • Boulder (CO)

Hybrid
USD 150,000 - 200,000
Senior Analog IC Design Engineer – High-Impact ASICs
Senior Analog IC Design Engineer – High-Impact ASICs

Cirrus Logic, Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
Senior Digital ASIC Architect for Scientific Instruments
Senior Digital ASIC Architect for Scientific Instruments

Brookhaven National Laboratory • New York (NY)

On-site
USD 115,000 - 145,000
ASIC RF Sensor Engineer — Next-Gen Chips (Remote)
ASIC RF Sensor Engineer — Next-Gen Chips (Remote)

Air Force Research Laboratory • Dayton (OH)

Hybrid
USD 75,000 - 119,000
Senior Analog/RF ASIC Design Engineer
Senior Analog/RF ASIC Design Engineer

Ralliant • Boulder (CO)

On-site
USD 148,000 - 277,000
Bonus or Equity
RF DSP/ASIC Engineer – Digital & Mixed-Signal
RF DSP/ASIC Engineer – Digital & Mixed-Signal

Falcomm • Atlanta (GA)

On-site
USD 80,000 - 110,000
Competitive Salary and Equity Package
Comprehensive Health, Dental, and Vision Insurance
401(k) Retirement Plan
+1
Senior Digital ASIC Architect for Scientific Readout
Senior Digital ASIC Architect for Scientific Readout

Brookhaven National Laboratory • Ridge (NY)

On-site
USD 115,000 - 145,000