Intern - HBM SoC RTL Design Engineer

Micron Technology, Inc

Folsom (CA)

On-site

USD 54,000 - 69,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical/Dental/Vision plans
Paid time off
Paid holidays

Job summary

Micron Technology, Inc in California is seeking a SoC Design Engineer Intern to contribute to the design and integration of next-generation HBM logic die within the Heterogeneous Integration Group.

You will collaborate with architecture, verification, physical design, firmware, and product teams, gain hands-on RTL/Verilog experience, and support pre- and post-silicon activities while exploring AI-driven workflows.

Qualifications

  • Currently pursuing a Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field. Cannot graduate prior to December 2027, and must be available for a 6‑month internship.
  • Proficiency in SystemVerilog/Verilog and familiarity with SoC integration methodologies.
  • Experience with the RTL‑to‑GDS flow, including synthesis, static timing analysis, and develop sign‑off considerations.
  • Familiarity with EDA tools from Cadence, Synopsys, and/or Siemens.
  • Programming or scripting experience (e.g., Python, TCL, Perl, or shell scripting).

Responsibilities

  • Design and implement RTL for SoC‑level blocks and subsystems used in HBM logic die.
  • Integrate internal and third‑party IP (e.g., controllers, microcontrollers, NOC, RAS, MBIST, interfaces, adapters, buffers, PHY‑adjacent logic).
  • Collaborate with SoC architects to translate architectural and micro‑architectural specifications into high‑quality RTL implementations.
  • Participate in SoC‑level integration activities, including clocking, reset, power intent, and configuration infrastructure.
  • Assist with pre‑silicon validation and post‑silicon bring‑up, including root‑cause analysis of silicon issues.
  • Contribute to design documentation, block specifications, and design reviews.
  • Collaborate multi‑functionally with Product Engineering, Test, Probe, Process Integration, and Manufacturing to ensure robust and manufacturable builds.

Skills

SystemVerilog/Verilog
RTL-to-GDS flow
Python scripting

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

Cadence
Synopsys
Siemens

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a SoC Design Engineer Intern, you will be part of the Heterogeneous Integration Group (HIG), contributing to the design, development, and integration of next‑generation HBM SoC logic die. You will work closely with architecture, verification, physical design, firmware, and product teams to implement robust, high‑performance SoC solutions that meet ambitious power, performance, area, and schedule targets. You will also work to enable and integrate AI‑driven tools and AI‑enabled workflows into the team's methodologies.

Key Responsibilities
  • Design and implement RTL for SoC‑level blocks and subsystems used in HBM logic die.
  • Integrate internal and third‑party IP (e.g., controllers, microcontrollers, NOC, RAS, MBIST, interfaces, adapters, buffers, PHY‑adjacent logic).
  • Collaborate with SoC architects to translate architectural and micro‑architectural specifications into high‑quality RTL implementations.
  • Participate in SoC‑level integration activities, including clocking, reset, power intent, and configuration infrastructure.
  • Assist with pre‑silicon validation and post‑silicon bring‑up, including root‑cause analysis of silicon issues.
  • Contribute to design documentation, block specifications, and design reviews.
  • Collaborate multi‑functionally with Product Engineering, Test, Probe, Process Integration, and Manufacturing to ensure robust and manufacturable builds.
Minimum Qualifications
  • Currently pursuing a Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field. Cannot graduate prior to December 2027, and must be available for a 6‑month internship.
  • Proficiency in SystemVerilog/Verilog and familiarity with SoC integration methodologies.
  • Experience with the RTL‑to‑GDS flow, including synthesis, static timing analysis, and develop sign‑off considerations.
  • Familiarity with EDA tools from Cadence, Synopsys, and/or Siemens.
  • Programming or scripting experience (e.g., Python, TCL, Perl, or shell scripting).
Preferred Qualifications
  • Experience with HBM, DRAM, or memory‑centric SoC designs.
  • Familiarity with high‑speed interfaces, clocking strategies, reset architectures, and power management concepts.
  • Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.

The US base salary range that Micron Technology estimates it could pay for this full‑time position is:

$38.84 - $50.24 an hour

Additional compensation may include benefits, bonuses and equity.

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job‑related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

Benefits

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.

  • We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Additionally, Micron benefits include a robust paid time‑off program and paid holidays.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Intern - HBM SoC RTL Design Engineer
Intern - HBM SoC RTL Design Engineer

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 81,000 - 104,000
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 121,000 - 205,000
Medical, dental, vision plans
Equity options
Paid time off
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 121,000 - 205,000
HBM SoC RTL Design Engineer
HBM SoC RTL Design Engineer

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 146,000 - 297,000
Medical, dental, and vision plans
Paid family leave
Paid time-off
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

Micron Technology, Inc • Folsom (CA)

On-site
USD 121,000 - 205,000
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical, dental, and vision plans
Paid family leave
Paid time off
+1
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS) Richardson, Texas[...]
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS) Richardson, Texas[...]

Micron Memory Malaysia Sdn Bhd • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical, dental and vision plans
Paid time off
Bonuses and equity programs
Intern - DRAM IP Circuits Design Engineer
Intern - DRAM IP Circuits Design Engineer

Socket.dev • Boise (ID)

On-site
USD 28,000 - 50,000
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Intern - DRAM IP Circuits Design Engineer
Intern - DRAM IP Circuits Design Engineer

Micron • Boise (ID)

On-site
USD 28,000 - 41,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1