IC RTL2GDS Architect, AE

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 157,500 - 292,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

401(k) plan with employer match
Employee stock purchase plan
Paid vacation
Paid holidays
Variety of medical, dental, and vision plans

Job summary

A leading design systems company is looking for a Technical Architect in San Jose, CA. The ideal candidate will have over 15 years of experience in IC design implementation and proven leadership in managing technical teams. Responsibilities include leading customer engagements, collaborating with R&D for tool enhancements, and representing the company at industry events. The position offers a competitive salary range of $157,500 to $292,500, along with various benefits including a 401(k) plan, paid vacation, and more.

Qualifications

  • 15+ years of experience in IC design implementation and sign-off.
  • Demonstrated success in managing large-scale technical programs.
  • Proven track record of leading technical teams and driving customer success at executive levels.

Responsibilities

  • Lead technical engagements with customers and partners to achieve best-in-class PPA.
  • Partner with R&D and Product Engineering to influence tool enhancements.
  • Drive complex benchmarks and deployment of cutting-edge methodologies.
  • Represent the company at industry forums and deliver keynote presentations.

Skills

IC design implementation
Scripting (Tcl, Python, Perl)
Leadership skills
Communication skills
Negotiation skills
Deep expertise in digital design fundamentals

Education

BS/MS in Electrical Engineering or related field

Tools

Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus)

Job description

Overview

The Architect will serve as a technical leader within Cadence’s North America Field Applications Team, driving strategic customer engagements and influencing next-generation EDA & Agentic-AI solutions. This role demands exceptional technical depth, hands‑on experience of design convergence, and the ability to align cross‑functional teams toward delivering advanced design solutions for leading semiconductor companies.

Key Responsibilities
  • Lead technical engagements with customers and partners to achieve best‑in‑class PPA, working closely with design teams to meet customer success metrics, guiding adoption of Cadence’s digital implementation, sign‑off technologies and AgenticAI features across advanced nodes (3nm and below).
  • Partner with R&D and Product Engineering to influence tool enhancements based on real‑world customer requirements.
  • Drive complex benchmarks, flow optimizations, and deployment of cutting‑edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.
  • Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
Qualifications
  • 15+ years of experience in IC design implementation and sign‑off, with demonstrated success in managing large‑scale technical programs.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions highly desirable.
Compensation and Benefits

The annual salary range for California is $157,500 to $292,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits.

Benefits include paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence Design Systems • San Jose (CA)

On-site
USD 157,000 - 293,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 157,500 - 292,500
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 126,000 - 234,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence • Colorado

On-site
USD 126,000 - 234,000
Salary: competitive compensation
Sr Principal Application Engineer
Sr Principal Application Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 126,000 - 234,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1