IC RTL2GDS Architect, AE

Cadence

San Jose (CA)

On-site

USD 162,000 - 302,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

401(k) match
Stock purchase plan
Medical/dental/vision insurance
Paid vacation
Paid holidays

Job summary

Cadence is seeking an experienced architect to lead as a technical executive within the North America Field Applications Team. You will drive strategic customer engagements, influence next-generation EDA and AgenticAI solutions, and align cross-functional teams to deliver advanced design flows for leading semiconductor companies.

The role requires deep IC design implementation expertise, strong leadership, and hands-on convergence experience at advanced nodes (3nm and below).

Qualifications

  • 15+ years of experience in IC design implementation and signoff
  • BS/MS in Electrical Engineering, Computer Engineering, or related field
  • Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems
  • Proven track record of leading technical teams and driving customer success at executive levels
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders
  • Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions desirable

Responsibilities

  • Lead technical engagements with customers and partners to achieve best-in-class PPA
  • Guide adoption of Cadence's digital implementation, signoff technologies and AgenticAI features across 3nm and below
  • Collaborate with R&D and Product Engineering to influence tool enhancements based on customer requirements
  • Drive benchmarks, flow optimizations, and deployment of methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure
  • Represent Cadence at industry forums, author technical papers, and deliver keynote presentations

Skills

Leadership
Scripting (Tcl/Python/Perl)
Communication
Stakeholder influence

Education

BS/MS in Electrical Engineering, Computer Engineering, or related field

Tools

Cadence Genus
Cadence Innovus
Cadence Tempus
Voltus
Conformal
Cerebrus

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Overview

The Architect will serve as a technical leader within Cadence's North America Field Applications Team, driving strategic customer engagements and influencing next-generation EDA & Agentic-AI solutions. This role demands exceptional technical depth, hands-on experience of design convergence, and the ability to align cross-functional teams toward delivering advanced design solutions for leading semiconductor companies.

Key Responsibilities
  • Technical Expertise: Lead technical engagements with customers and partners to achieve best-in-class PPA, working closely with design teams to meet customer success metrics, guiding adoption of Cadence's digital implementation, signoff technologies and AgenticAI features across advanced nodes (3nm and below).
  • Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.
  • Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.
  • Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
Qualifications
  • 15+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions highly desirable.

The annual salary range for California is $162,400 to $301,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Application Engineer
Application Engineer

Cadence • San Jose (CA)

On-site
USD 158,000 - 293,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision options
+1
RTL2GDS Principal AE
RTL2GDS Principal AE

Cadence • San Jose (CA)

On-site
USD 127,000 - 237,000
RTL2GDS IC Design Engineer Architect
RTL2GDS IC Design Engineer Architect

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits
Sr Principal Application Engineer
Sr Principal Application Engineer

Cadence • San Jose (CA)

On-site
USD 148,000 - 276,000
Bonus eligibility
Equity
Medical, dental and vision plans
+2
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
RTL2GDS IC Design Engineer Architect
RTL2GDS IC Design Engineer Architect

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
RTL2GDS AE Architect
RTL2GDS AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 162,000 - 302,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence • San Jose (CA)

On-site
USD 148,000 - 276,000
Bonus potential
Equity options
Medical, dental, and vision plans
+2
Design Engineering Architect - Systems and Interfaces
Design Engineering Architect - Systems and Interfaces

Cadence • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation
Paid holidays
401(k) plan with employer match
+2
Software Engineer II
Software Engineer II

Cadence • San Jose (CA)

On-site
USD 105,000 - 195,000
Paid vacation
Medical, dental, and vision plans
401(k) with employer match
+1