High-Speed SerDes Validation & Characterization Engineer

AMD

San Jose (CA)

On-site

USD 100,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading semiconductor company in San Jose, CA, is seeking a skilled engineer to develop high-speed loopback tests and execute silicon validation plans. The ideal candidate will have a background in PLL and CDR characterization, programming skills in Verilog and Python, and strong analytical capabilities. In this role, you'll collaborate with cross-functional teams to enhance productivity and quality while contributing to innovative projects in semiconductors. This position does not provide visa sponsorship.

Qualifications

  • Proven loopback test development experience and yield improvement.
  • Strong background in PLL, CDR, and TX/RX characterization.
  • Capable of data analysis and report creation.

Responsibilities

  • Develop and deploy high-speed loopback tests.
  • Define and execute silicon validation plans.
  • Drive execution across cross-functional teams.

Skills

Producing loopback tests
Verilog programming
Python scripting
Problem-solving
Collaborative communication

Education

BSEE or MSEE

Tools

Sampling oscilloscopes
High-performance BERTs
Logic analyzers
Spectrum analyzers

Job description

A leading semiconductor company in San Jose, CA, is seeking a skilled engineer to develop high-speed loopback tests and execute silicon validation plans. The ideal candidate will have a background in PLL and CDR characterization, programming skills in Verilog and Python, and strong analytical capabilities. In this role, you'll collaborate with cross-functional teams to enhance productivity and quality while contributing to innovative projects in semiconductors. This position does not provide visa sponsorship.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead High-Speed SERDES Validation Engineer
Lead High-Speed SERDES Validation Engineer

AMD • San Jose (CA)

On-site
USD 150,000 - 210,000
Senior High-Speed Silicon Validation Engineer
Senior High-Speed Silicon Validation Engineer

Compunnel, Inc. • Raleigh (NC), Northern (KY)

Hybrid
USD 110,000 - 150,000
Silicon Validation Engineer
Silicon Validation Engineer

Compunnel, Inc. • Raleigh (NC), Northern (KY)

Hybrid
USD 110,000 - 150,000
Lead SerDes & High-Speed Silicon Validation Engineer
Lead SerDes & High-Speed Silicon Validation Engineer

Apple Inc. • Los Angeles (CA)

On-site
USD 120,000 - 211,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
SerDes System Test & Automation Engineer
SerDes System Test & Automation Engineer

Socket.dev • San Jose (CA)

On-site
USD 100,000 - 130,000
Discretionary bonus
Equity
Medical benefits
Senior High-Speed SerDes SI/PI Engineer
Senior High-Speed SerDes SI/PI Engineer

AMD • Santa Clara (CA)

On-site
USD 100,000 - 130,000
Senior High-Speed SerDes Signal Integrity Engineer
Senior High-Speed SerDes Signal Integrity Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 100,000 - 140,000
AMD benefits at a glance
Senior High-Speed SerDes RTL Design Engineer
Senior High-Speed SerDes RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Medical, dental, and vision insurance
401(k) plan
Paid time off
Senior Silicon Validation Engineer (FPGA/IP)
Senior Silicon Validation Engineer (FPGA/IP)

Lattice • San Jose (CA)

On-site
USD 221,000
Healthcare
Retirement plans
Paid time off
Senior Silicon Validation Engineer – Optical/SerDes
Senior Silicon Validation Engineer – Optical/SerDes

Ayar Labs • San Jose (CA)

On-site
USD 160,000 - 192,000