Global DRAM Final Test Applications Engineering Lead

Teradyne

San Jose (CA)

Hybrid

USD 190,000 - 304,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Teradyne is seeking a Manager for DRAM Final Test Applications Engineering in San Jose, CA. You will lead a global team delivering advanced DRAM production test solutions and partner across engineering, product management, and sales to shape future memory test roadmaps.

The role requires extensive DRAM test experience, leadership of cross-functional teams, and strong debugging and test-methodology skills. On-site role with travel, offering a competitive compensation package.

Qualifications

  • BSEE, MSEE, or related technical degree or equivalent experience.
  • 15+ years of semiconductor test experience with memory products.
  • 5+ years of engineering leadership experience managing technical teams or customer-facing groups.
  • Proven success in customer product introductions, production ramps, and high-volume deployments.
  • Deep DRAM final test expertise across DDR, LPDDR, and GDDR technologies.
  • Strong hardware/software debug, test methodology development, and production deployment experience.

Responsibilities

  • Lead, mentor, and develop a global team of Applications Engineers for DRAM final test.
  • Set priorities, resource plans, and build organizational capability while recruiting top talent.
  • Lead strategic customer engagements and critical escalations through device bring-up and ramps.
  • Provide technical leadership for DRAM production test solutions and test methodology improvements.
  • Collaborate with Engineering, Product Management, Marketing, and Sales to influence roadmaps.
  • Represent customer requirements to support product strategy and business growth.
  • Foster collaboration and knowledge sharing across the global applications organization.

Skills

C/C++
Leadership
Stakeholder management
Communication

Education

BSEE, MSEE, or related technical degree

Tools

Nextest Magnum
Advantest

Job description

Teradyne is seeking a Manager for DRAM Final Test Applications Engineering in San Jose, CA. You will lead a global team delivering advanced DRAM production test solutions and partner across engineering, product management, and sales to shape future memory test roadmaps.

The role requires extensive DRAM test experience, leadership of cross-functional teams, and strong debugging and test-methodology skills. On-site role with travel, offering a competitive compensation package.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Global DRAM Final Test Applications Engineering Manager
Global DRAM Final Test Applications Engineering Manager

Teradyne • San Jose (CA)

On-site
USD 190,000 - 304,000
Health and welfare benefits
Retirement savings plans
Tuition assistance
+1
DRAM Final Test Solutions Leader – Applications Engineering
DRAM Final Test Solutions Leader – Applications Engineering

Semiengineering • San Jose (CA)

On-site
USD 140,000 - 190,000
Manager, DRAM Final Test Applications Engineering
Manager, DRAM Final Test Applications Engineering

Semiengineering • San Jose (CA)

On-site
USD 140,000 - 190,000
Manager, DRAM Final Test Applications Engineering
Manager, DRAM Final Test Applications Engineering

Teradyne • San Jose (CA)

On-site
USD 190,000 - 304,000
Health and welfare benefits
Retirement savings plans
Tuition assistance
+1
Manager, DRAM Final Test Applications Engineering (Memory Test; San Jose, CA)
Manager, DRAM Final Test Applications Engineering (Memory Test; San Jose, CA)

Teradyne • San Jose (CA)

Hybrid
USD 190,000 - 304,000
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

On-site
USD 111,300 - 178,200
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Data Center DRAM Field Applications Engineer (Travel)
Data Center DRAM Field Applications Engineer (Travel)

1040 Micron Semiconductor Prds • San Jose (CA)

On-site
USD 142,000 - 242,000
Medical/dental/vision plans
Paid time off
Paid family leave
+1
Factory Applications Engineer (Memory Test, San Jose)
Factory Applications Engineer (Memory Test, San Jose)

Teradyne • San Jose (CA)

On-site
USD 171,000 - 273,000
Discretionary bonus
Health benefits
DRAM Technical Account Lead & Solutions Architect
DRAM Technical Account Lead & Solutions Architect

Conductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Senior DRAM Applications Engineer — SI/PI & Validation
Senior DRAM Applications Engineer — SI/PI & Validation

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000