Gate-level SigEM/SEB/FIT CAD Engineer

Apple Inc.

Sunnyvale (CA)

On-site

USD 110,000 - 170,000

Full time

6 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple Inc. in Sunnyvale seeks an entry-level engineering role in EM/SEB and thermal analysis within the CAD Group.

You will assist in developing and refining methodologies and flows for gate-level and transistor-level designs, supporting cross-functional teams across Physical Design, Timing, Circuit Design, and Power. The position emphasizes learning, scripting in Tcl, Python, or Perl, and familiarity with EDA tools such as Voltus, RedHawk, Primetime, ICC2, and Innovus.

Qualifications

  • BS or MS degree in Electrical Engineering or related field.
  • Experience with EM/SEB or thermal analysis is desirable.
  • Familiarity with CAD flows and EDA tools is a plus.

Responsibilities

  • Assist senior engineers in development and deployment of EM/SEB/thermal analysis methodologies and flows.
  • Support automation, maintenance, and regression testing of CAD flows from setup through sign-off.
  • Run, validate, and debug simulation and verification runs on benchmark and production designs.
  • Develop and maintain verification scripts and rule checks for clock trees and high-speed nets.
  • Collaborate with Physical Design, Timing, Circuit Design, and Power teams to triage flow issues.

Skills

Tcl scripting
Python
Perl scripting
VLSI fundamentals

Education

BS in Electrical Engineering
MS in Electrical Engineering

Tools

Voltus
RedHawk
Primetime
ICC2
Innovus
SPICE simulators

Job description

Imagine what you could do here! At Apple, new ideas have a way of becoming phenomenal products very quickly. Do you want to bring passion and dedication to your job? There's no telling what you could accomplish at Apple. The people who work here have reinvented entire industries with Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices - we continue to strengthen our commitment to leave the world better than we found it! As an emerging member of our best-in-class CAD Group, you will be part of building innovative designs. You will leverage your strong engineering fundamentals in electrical engineering and computer science - paired with an eagerness to learn electromigration (EM), Statistical Electromigration Budgeting (SEB), Failure In Time (FIT), Self-Heating Effect (SHE), and thermal analysis—to assist in developing, maintaining, and refining methodologies and flows for gate-level as well as transistor-level designs. You will support tasks spanning IP / SOC signal EM analysis for clock and data nets, SOC FIT budget verification, power-grid EM checks, and flow automation. Are you ready to join some of the world's leading engineers, and help us deliver the next generation of ground-breaking Apple products?

Description

In this visible role, your primary responsibilities will include:

  • Assist senior engineers in the development, testing, and deployment of EM/SEB/thermal analysis methodologies and flows
  • Support the automation, maintenance, and regression testing of CAD flows from setup through sign-off
  • Help run, validate, and debug simulation and verification runs on benchmark and production designs
  • Assist in developing and maintaining verification scripts and rule checks for clock trees, high-speed data paths, and critical signal nets
  • Partner with senior team members to support cross-functional teams (Physical Design, Timing, Circuit Design, Power) by triaging flow execution issues and gathering data
Minimum Qualifications
  • BS or MS degree in Electrical Engineering or a related field
Preferred Qualifications
  • Strong academic foundation in VLSI design, semiconductor physics, circuit theory, or computer engineering
  • Basic understanding of electromigration (EM) mechanisms, heating effects, current density, or chip reliability concepts
  • Exposure to fundamental concepts in static timing analysis (STA), circuit simulation (SPICE), parasitic extraction, or physical design principles
  • Proficiency in at least one of Tcl, Python, or Perl scripting languages
  • High motivation, strong problem-solving abilities, and eagerness to learn complex CAD methodologies
  • Prior internship, co-op, or academic research experience in VLSI design, CAD/EDA flow development, or chip reliability
  • Familiarity or hands-on exposure to commercial EDA tools (e.g., Voltus, RedHawk, Primetime, ICC2, Innovus, or SPICE simulators) through coursework or projects is a plus
  • Curiosity about or coursework in AI/ML applications in CAD/EDA workflows
  • Proactive attitude with a demonstrated ability to learn quickly under mentorship and guidance
  • Strong collaboration and communication skills

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Gate-level SigEM/SEB/FIT CAD Engineer
Gate-level SigEM/SEB/FIT CAD Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 170,000
Gate-level IR/EM CAD/NLP Engineer
Gate-level IR/EM CAD/NLP Engineer

Apple Inc. • Austin (TX)

Hybrid
USD 120,000 - 190,000
CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 160,000 - 230,000
CAD Engineer – EMIR Signoff
CAD Engineer – EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 180,000 - 260,000
CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 185,000 - 278,000
Employee stock plans
Discretionary bonuses
Relocation assistance
Gate-level IR/EM CAD/NLP Engineer
Gate-level IR/EM CAD/NLP Engineer

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 150,000 - 278,000
CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 216,000 - 325,000
Stock programs
Employee stock purchase plan
Medical and dental coverage
+2
Senior RFIC Electromagnetic CAD Engineer
Senior RFIC Electromagnetic CAD Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,700 - 324,800
Employee stock programs
Stock options/RSUs
Bonuses
CAD Electromagnetic RFIC Simulation Engineer
CAD Electromagnetic RFIC Simulation Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,700 - 324,800
Employee stock programs
Stock options/RSUs
Bonuses
CAD Engineer - Custom EMIR Methodology
CAD Engineer - Custom EMIR Methodology

Apple Inc. • Sunnyvale (CA)

On-site
USD 170,000 - 210,000