FPGA Verification Engineer II (Onsite)

Prattwhitney

Fort Wayne (IN)

On-site

USD 90,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical insurance
Dental/vision
Vacation 3 weeks
401(k) matching
Tuition assistance
Life and disability
Supplemental insurance

Job summary

Prattwhitney in Fort Wayne, Indiana, onsite, is seeking an experienced verification engineer to design and implement testbenches for high-performance RTL and FPGA blocks used in signal processing and information assurance products.

The role focuses on SystemVerilog/UVM environments, test plan creation, coverage tracking, and leadership of verification activities within a matrixed team. A STEM degree, 2+ years RTL experience, and a Secret clearance are required.

Qualifications

  • Degree in STEM or related field.
  • Minimum 2 years of RTL coding and simulation in VHDL or Verilog.
  • Experience developing testbenches for RTL blocks using VHDL and/or SystemVerilog.
  • Familiarity with chip-level verification best practices and languages (constrained random, functional coverage, SystemVerilog).
  • Knowledge of revision-control tools such as Git or Subversion.
  • Active and transferable U.S. government-issued security clearance (Secret) required on day 1.
  • U.S. citizenship required.

Responsibilities

  • Architect and design verification environments using SystemVerilog with OVM/UVM.
  • Create written test plans, test cases, and track code and functional coverage.
  • Develop testbenches for RTL blocks in VHDL or SystemVerilog.
  • Contribute to engineering estimates for new program pursuits.
  • Provide technical leadership for project verification teams – break down work, plan activities, and report status.

Skills

RTL coding
SystemVerilog
VHDL
Verilog
UVM
Testbenches
C/C++
Unix scripting
Git
Communication

Education

STEM degree

Tools

QuestaSim
Synplify
Quartus
Vivado
Git

Job description

Overview

Position located onsite in Fort Wayne, IN. The role involves design, implementation, and verification of testbenches for high‑performance digital ASICs and FPGAs used in signal processing and information assurance products.The candidate will work on the Microelectronics Technology team within Mission Systems.

Key Responsibilities
  • Architect and design verification environments using SystemVerilog with OVM/UVM.
  • Create written test plans, test cases, and track code and functional coverage.
  • Develop testbenches for RTL blocks in VHDL or SystemVerilog.
  • Contribute to engineering estimates for new program pursuits.
  • Provide technical leadership for project verification teams – break down work, plan activities, and report status.
Required Qualifications
  • Degree in Science, Technology, Engineering or Mathematics (STEM) or an advanced degree in a related field.
  • Minimum 2 years of relevant experience in RTL coding and simulation in VHDL or Verilog.
  • Experience developing testbenches for RTL blocks using VHDL and/or SystemVerilog.
  • Familiarity with chip‑level verification best practices and languages (constrained random, functional coverage, SystemVerilog).
  • Knowledge of revision‑control tools such as Git or Subversion.
  • Active and transferable U.S. government‑issued security clearance (Secret) required on day 1.
  • U.S. citizenship required.
Preferred Qualifications
  • ASIC/FPGA lab validation experience with advanced lab equipment.
  • Design for Test (DFT) and manufacturability experience.
  • Experience with Unix, scripting, C/C++, or Perl.
  • Proficiency with ASIC and/or FPGA simulation and synthesis tools (QuestaSim, Synplify, Quartus, Vivado).
  • Ability to work independently as part of a matrixed engineering team with aggressive schedules.
  • Strong oral and written communication skills for documenting and presenting work and status.
Benefits
  • Medical, dental, and vision insurance.
  • Three weeks of vacation for newly hired employees.
  • Generous 401(k) plan with employer matching and retirement contribution.
  • Tuition reimbursement and student loan repayment programs.
  • Life and disability coverage.
  • Optional supplementals (pet, home, auto, additional life, accidental, critical illness, legal, ID theft protection).
Equal Opportunity Employer

Our organization is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, or veteran status. We provide affirmative action for qualified individuals with a disability and protected veterans in compliance with applicable laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal FPGA/ASIC Verification Engineer (Onsite)
Principal FPGA/ASIC Verification Engineer (Onsite)

Prattwhitney • Fort Wayne (IN)

On-site
USD 90,000 - 120,000
Senior ASIC/FPGA Verification Engineer (Onsite)
Senior ASIC/FPGA Verification Engineer (Onsite)

Prattwhitney • Fort Wayne (IN)

On-site
USD 130,000 - 190,000
Medical Insurance
Three weeks vacation
401(k) plan
+5
Principal FPGA/ASIC Verification Engineer (Onsite)
Principal FPGA/ASIC Verification Engineer (Onsite)

Collins Aerospace • Fort Wayne (IN)

On-site
USD 107,000 - 205,000
Medical, dental, and vision insurance
Three weeks of vacation
401(k) plan with employer matching
FPGA Verification Engineer II (Onsite)
FPGA Verification Engineer II (Onsite)

Collins Aerospace • Fort Wayne (IN)

On-site
USD 75,000 - 90,000
Medical, dental, and vision insurance
Three weeks of vacation
Generous 401(k) plan
+2
Senior ASIC/FPGA Verification Engineer (Onsite)
Senior ASIC/FPGA Verification Engineer (Onsite)

Collins Aerospace • Fort Wayne (IN)

On-site
USD 80,000 - 100,000
Medical, dental, and vision insurance
Three weeks of vacation for newly hired employees
401(k) plan with employer matching
+3
Principal ASIC/FPGA Verification Engineer (Onsite)
Principal ASIC/FPGA Verification Engineer (Onsite)

Prattwhitney • El Segundo (CA)

On-site
USD 140,000 - 190,000
Medical insurance
401(k) retirement plan
Vacation time
Principal Electrical Engineer - Asic/Fpga Verification (Onsite)
Principal Electrical Engineer - Asic/Fpga Verification (Onsite)

Prattwhitney • Cedar Rapids (IA)

On-site
USD 100,000 - 130,000
Medical, dental, and vision insurance
401(k) with employer matching
Tuition reimbursement
+2
Senior ASIC/FPGA Verification Engineer (Onsite)
Senior ASIC/FPGA Verification Engineer (Onsite)

Prattwhitney • El Segundo (CA)

On-site
USD 95,000 - 182,000
Medical, dental, and vision insurance
401(k) plan with employer matching
Tuition reimbursement program
+2
Electrical Engineer II ASIC/FPGA Verification (Onsite)
Electrical Engineer II ASIC/FPGA Verification (Onsite)

Prattwhitney • El Segundo (CA)

On-site
USD 75,000 - 145,000
Medical, dental, and vision insurance
401(k) plan with employer matching
Tuition reimbursement program
+2
Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)
Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)

Prattwhitney • Cedar Rapids (IA)

On-site
USD 90,000 - 120,000
Medical, dental, and vision insurance
Three weeks of vacation
Generous 401(k) plan